[go: up one dir, main page]

Munirul et al., 2006 - Google Patents

Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture

Munirul et al., 2006

View PDF
Document ID
7840147340009876327
Author
Munirul H
Hasegawa T
Kameyama M
Publication year
Publication venue
36th International Symposium on Multiple-Valued Logic (ISMVL'06)

External Links

Snippet

This paper presents an evaluation of multiple-valued packet multiplexing scheme for a Network-on-Chip (NoC) architecture. In the NoC architecture, data is transferred from one Processing Element (PE) to another PE through the routers in the form of a packet. A router …
Continue reading at tohoku.repo.nii.ac.jp (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Abts et al. High performance datacenter networks: Architectures, algorithms, and opportunities
Agarwal et al. Survey of network on chip (noc) architectures & contributions
Zeferino et al. A study on communication issues for systems-on-chip
Munirul et al. Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture
Maabi et al. ERFAN: Efficient reconfigurable fault-tolerant deflection routing algorithm for 3-D Network-on-Chip
Sanju et al. Design and implementation of a network on chip-based simulator: a performance study
Ahmed et al. Overloaded CDMA bus topology for MPSoC interconnect
Swain et al. Network on chip for consumer electronics devices: An architectural and performance exploration of synchronous and asynchronous network-on-chip-based systems
Gebhardt et al. Elastic flow in an application specific network-on-chip
Paramasivam Network on-chip and its research challenges
TWI723051B (en) Logic-based decoder for crosstalk-harnessed signaling
Yin et al. Comparison of mesh and honeycomb network-on-chip architectures
Tayan Networks-on-Chip: Challenges, trends and mechanisms for enhancements
Lee et al. Design of Smart Power‐Saving Architecture for Network on Chip
Dugan et al. Interconnection system for the SpiNNaker biologically inspired multi‐computer
PERINBAM J Runtime buffer management to improve the performance in irregular Network-on-Chip architecture
Mansour et al. A 4-PAM interconnect in network-on-chip for high-throughput and latency-sensitive applications
Salcic et al. A time predictable heterogeneous multicore processor for hard real-time GALS programs
Rekha et al. Analysis and Design of Novel Secured NoC for High Speed Communications
Fujioka et al. Configuration memory size reduction of a dynamically reconfigurable processor based on a register-transfer-level packet data transfer scheme
Aust et al. Real-time processor interconnection network for fpga-based multiprocessor system-on-chip (mpsoc)
Zhang et al. The buffer depth analysis of 2-Dimension mesh topology Network-on-Chip with Odd-Even routing algorithm
Rahmani et al. Exploring a low-cost and power-efficient hybridization technique for 3D NoC-bus hybrid architecture using LastZ-based routing algorithms
Panem et al. Performance analysis of 16× 16, 32× 32, 64× 64 2-D mesh topologies for network on chip
Lin et al. Traffic-balanced IP mapping algorithm for 2D-mesh on-chip-networks