[go: up one dir, main page]

MORIE et al., 1997 - Google Patents

Self-learning analog neural network LSI with high-resolution non-volatile analog memory and a partially-serial weight-update architecture

MORIE et al., 1997

Document ID
7655069051754915638
Author
MORIE T
FUJITA O
UCHIMURA K
Publication year
Publication venue
IEICE transactions on electronics

External Links

Snippet

A self-learning analog neural network LSI with non-volatile analog memory which can be updated with more than 13-bit resolution has been designed, fabricated and tasted for the first time. The non-volatile memory is attained by a new floating-gate MOSFET device that …
Continue reading at search.ieice.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G06N3/0472—Architectures, e.g. interconnection topology using probabilistic elements, e.g. p-rams, stochastic processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/08—Learning methods
    • G06N3/082—Learning methods modifying the architecture, e.g. adding or deleting nodes or connections, pruning

Similar Documents

Publication Publication Date Title
Holler et al. An electrically trainable artificial neural network (ETANN) with 10240'floating gate'synapses
US5264734A (en) Difference calculating neural network utilizing switched capacitors
US11182670B2 (en) Thin-film large-area classifier
US4951239A (en) Artificial neural network implementation
EP2616996B1 (en) Compact cognitive synaptic computing circuits
Denker Neural network models of learning and adaptation
US10381074B1 (en) Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors
US5101361A (en) Analog hardware for delta-backpropagation neural networks
US5696883A (en) Neural network expressing apparatus including refresh of stored synapse load value information
Arima et al. A refreshable analog VLSI neural network chip with 400 neurons and 40 K synapses
Arima et al. A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture
EP0377908A2 (en) Neural network having an associative memory that learns by example
Shibata et al. A neuron-MOS neural network using self-learning-compatible synapse circuits
Schneider et al. Analog CMOS deterministic Boltzmann circuits
Montalvo et al. An analog VLSI neural network with on-chip perturbation learning
Hirotsu et al. An analog neural network chip with random weight change learning algorithm
Bohnstingl et al. Biologically-inspired training of spiking recurrent neural networks with neuromorphic hardware
MORIE et al. Self-learning analog neural network LSI with high-resolution non-volatile analog memory and a partially-serial weight-update architecture
Borgstrom et al. Programmable current-mode neural network for implementation in analogue MOS VLSI
JPH10134033A (en) Electronic device for performing convolution operation
US5247206A (en) Neural network accommodating parallel synaptic weight adjustments in a single cycle
Mueller et al. Design and fabrication of VLSI components for a general purpose analog neural computer
Rossello et al. Chaos-based mixed signal implementation of spiking neurons
US5212766A (en) Neural network representing apparatus having self-organizing function
Cameron et al. Minimizing the effect of process mismatch in a neuromorphic system using spike-timing-dependent adaptation