[go: up one dir, main page]

Hu, 2024 - Google Patents

Using Symbolic Execution to Analyze the Hardware TCP Protocol

Hu, 2024

View PDF
Document ID
7590097609576302980
Author
Hu N
Publication year

External Links

Snippet

As the demand for high performance and flexible networking capabilities increases, the shift from software to hardware implementations of stateful networking functions (such as TCP) is becoming increasingly important. This transition not only enhances processing efficiency in …
Continue reading at digitalcommons.unl.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3668—Software testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/70—Software maintenance or management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence

Similar Documents

Publication Publication Date Title
US12293254B1 (en) Quantum instruction compiler for optimizing hybrid algorithms
US8161439B2 (en) Method and apparatus for processing assertions in assertion-based verification of a logic design
CN100549966C (en) System verification using one or more automata
JP2022036889A (en) How to verify chips, devices, electronic devices, computer-readable storage media and computer programs
US8990739B2 (en) Model-based retiming with functional equivalence constraints
US20030154466A1 (en) Method and apparatus for compiling source code to configure hardware
US9405866B1 (en) Automating a microarchitecture design exploration environment
US20150178418A1 (en) Model-based retiming with functional equivalence constraints
CN113316762B (en) Language and compiler for generating synchronous digital circuits that maintain the order of thread execution
André et al. The Inverse Method: Parametric Verification of Real-time Unbedded Systems
Sottile et al. Semi-automatic extraction of software skeletons for benchmarking large-scale parallel applications
US9235670B2 (en) Method and an apparatus for automatic generation of verification environment for processor design and verification
US8661378B2 (en) Asychronous system analysis
Zhang et al. Heterofuzz: Fuzz testing to detect platform dependent divergence for heterogeneous applications
US7257786B1 (en) Method and apparatus for solving constraints
Hu Using Symbolic Execution to Analyze the Hardware TCP Protocol
US20130219215A1 (en) Solving constraint satisfaction problems having loosely interconnected sub-problems
Varea et al. Dual Flow Nets: Modeling the control/data-flow relation in embedded systems
Phillips An Automatic Translation of
Antonov et al. Research of hardware implementations efficiency of sorting algorithms created by using Xilinx’s High-Level Synthesis Tool
Johnsen et al. Sme: A high productivity fpga tool for software programmers
Parshionikar et al. Verification of 32-bit memory using layered testbench with optimum functional coverage and constrained randomization
de Gennaro Design of Reconfigurable Dataflow Processors
Wiedemann go2async: a high-level synthesis tool for asynchronous circuits based on click-elements
Bartsch et al. Efficient SAT/simulation-based model generation for low-level embedded software.