Choi et al., 2017 - Google Patents
Segment-aware energy-efficient management of heterogeneous memory system for ultra-low-power IoT devicesChoi et al., 2017
- Document ID
- 7549438906987997624
- Author
- Choi H
- Koo Y
- Park S
- Publication year
- Publication venue
- 2017 2nd International Multidisciplinary Conference on Computer and Energy Science (SpliTech)
External Links
Snippet
The emergence of IoT (Internet of Things) has brought various studies on low-power techniques back to embedded systems. In general, minimizing power consumed by program executions is the main consideration of system design. While running programs, executing …
- 230000015654 memory 0 title abstract description 96
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/40—Transformations of program code
- G06F8/41—Compilation
- G06F8/44—Encoding
- G06F8/443—Optimisation
- G06F8/4441—Reducing the execution time required by the program code
- G06F8/4442—Reducing the number of cache misses; Data prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/4421—Execution paradigms
- G06F9/4428—Object-oriented
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
- G06F9/44—Arrangements for executing specific programmes
- G06F9/455—Emulation; Software simulation, i.e. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3442—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for planning or managing the needed capacity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9841914B2 (en) | Managed energy-efficient hybrid main memory systems | |
Xie et al. | Enabling coordinated register allocation and thread-level parallelism optimization for GPUs | |
Simon | Limited subsets of a free monoid | |
Barrett et al. | On the role of co-design in high performance computing | |
US20130132684A1 (en) | Automatic optimization for programming of many-core architectures | |
US10180828B2 (en) | Systems and methods for power optimization of processors | |
US5944819A (en) | Method and system to optimize software execution by a computer using hardware attributes of the computer | |
Akram | Performance evaluation of intel optane memory for managed workloads | |
US11307642B2 (en) | Method for managing power supply state of memory and chip | |
Bouziane et al. | Energy-efficient memory mappings based on partial WCET analysis and multi-retention time STT-RAM | |
Butcher et al. | Optimizing for KNL usage modes when data doesn't fit in MCDRAM | |
Choi et al. | Segment-aware energy-efficient management of heterogeneous memory system for ultra-low-power IoT devices | |
Siddique et al. | Lmstr: Local memory store the case for hardware controlled scratchpad memory for general purpose processors | |
Youn et al. | A spill data aware memory assignment technique for improving power consumption of multimedia memory systems | |
Haldeman et al. | Exploring energy-performance-quality tradeoffs for scientific workflows with in-situ data analyses | |
Zhang et al. | Characterizing massively parallel polymorphism | |
Liu et al. | Vincent: Green hot methods in the JVM | |
Rethinagiri et al. | ParaDIME: Parallel distributed infrastructure for minimization of energy for data centers | |
Badri et al. | Mapi-Pro: an energy efficient memory mapping technique for intermittent computing | |
Mateos et al. | Energy implications of common operations in resource-intensive java-based scientific applications | |
Fink et al. | Hpac-offload: Accelerating hpc applications with portable approximate computing on the gpu | |
Baloukas et al. | Mapping embedded applications on MPSoCs: the MNEMEE approach | |
Pickett et al. | Compiler analyses for improved return value prediction | |
Rovelli | Energy efficiency in intermittent computing systems through static frequency scaling techniques | |
Velasco et al. | Memory power optimization of java-based embedded systems exploiting garbage collection information |