[go: up one dir, main page]

Goel et al., 2016 - Google Patents

Design of FIR Filter using reconfigurable MAC unit

Goel et al., 2016

Document ID
7488378619292801316
Author
Goel N
et al.
Publication year
Publication venue
2016 3rd International Conference on Signal Processing and Integrated Networks (SPIN)

External Links

Snippet

In Digital signal processing, Filter is used almost in all devices. Filters are used to extract the useful part from the input signal and the required part of the signal is reached to the receiver. For linear characteristics devices, FIR filter is used which is nothing but a combination of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5332—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by skipping over strings of zeroes or ones, e.g. using the Booth Algorithm
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/147—Discrete orthonormal transforms, e.g. discrete cosine transform, discrete sine transform, and variations therefrom, e.g. modified discrete cosine transform, integer transforms approximating the discrete cosine transform
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details

Similar Documents

Publication Publication Date Title
Paliwal et al. Comparative study of FFA architectures using different multiplier and adder topologies
Nagaria et al. Efficient FIR filter design using Booth multiplier for VLSI applications
Goel Design of FIR Filter using reconfigurable MAC unit
Balaji et al. Area and delay efficient RNS-based FIR filter design using fast multipliers
Mahesh et al. Low area design architecture of xor-mux full adder based discrete wavelet transform
Balaji et al. Design of FIR filter with fast adders and fast multipliers using RNS algorithm
Johansson Low power and low complexity shift-and-add based computations
Ghosh et al. FPGA implementation of RNS adder based MAC unit in ternary value logic domain for signal processing algorithm and its performance analysis
Khurshid et al. A hardware intensive approach for efficient implementation of numerical integration for FPGA platforms
Narasimha et al. Implementation of low area and power efficient architectures for digital FIR filters
Paliwal et al. Efficient FPGA implementation architecture of fast FIR algorithm using Han-Carlson adder based vedic multiplier
Balaji et al. Distributed arithmetic RNS-based FIR filter design using pipelining and retiming methods for high-speed DSP systems
Altermann et al. High performance Haar Wavelet transform architecture
Bartlett et al. Using carry-save adders in low-power multiplier blocks
Goel RTL design of reconfigurable multiplier
Ghosh et al. FPGA implementation of MAC unit for double base ternary number system (DBTNS) and its performance analysis
Kannan et al. A Design of Low Power and Area efficient FIR Filter using Modified Carry save Accumulator Method
Kadul et al. High speed and low power FIR filter implementation using optimized adder and multiplier based on Xilinx FPGA
Bankar et al. Design of arithmetic circuit using Quaternary Signed Digit Number system
Babulu et al. FPGA Realization of Radix-4 Booth Multiplication Algorithm for High-Speed Arithmetic Logics
Padma et al. Implementation of high Performance FFT architecture for DSP applications
Bharti et al. Efficient design of different forms of FIR filter
Arif et al. Design and performance analysis of various adder and multiplier circuits using VHDL
Nagabushanam et al. Modified VLSI implementation of DA-DWT for image compression
Bae et al. High-Speed Chromatic Dispersion Compensation Filtering in FPGAs for Coherent Optical Communication