[go: up one dir, main page]

Clark et al., 2013 - Google Patents

SRAM cell optimization for low AV T transistors

Clark et al., 2013

Document ID
7356637512006462359
Author
Clark L
Leshner S
Tien G
Publication year
Publication venue
International Symposium on Low Power Electronics and Design (ISLPED)

External Links

Snippet

In this paper, we describe a six-transistor static random access memory (SRAM) cell optimization methodology for transistors with significantly improved matching, while maintaining compatibility with the baseline design. We briefly describe the reduced AV T …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof

Similar Documents

Publication Publication Date Title
Grossar et al. Read stability and write-ability analysis of SRAM cells for nanometer technologies
US8645878B1 (en) Porting a circuit design from a first semiconductor process to a second semiconductor process
US8214169B2 (en) Circuits and methods for characterizing random variations in device characteristics in semiconductor integrated circuits
US8713511B1 (en) Tools and methods for yield-aware semiconductor manufacturing process target generation
CN101231668A (en) Integrated circuit simulation method and system, and static random access memory design method
US20090070716A1 (en) System and method for optimization and predication of variability and yield in integrated ciruits
Rezaei et al. Fundamental thermal limits on data retention in low-voltage CMOS latches and SRAM
Kaczer et al. The defect-centric perspective of device and circuit reliability—From gate oxide defects to circuits
Shin et al. Performance and area scaling benefits of FD-SOI technology for 6-T SRAM cells at the 22-nm node
US20090259453A1 (en) Method of modeling SRAM cell
Raychowdhury et al. A feasibility study of subthreshold SRAM across technology generations
US8849643B2 (en) Table-lookup-based models for yield analysis acceleration
US7447101B2 (en) PG-gated data retention technique for reducing leakage in memory cells
Mudanai et al. Models for electron and hole mobilities in MOS accumulation layers
Clark et al. SRAM cell optimization for low AV T transistors
Carlson Mechanism of Increase in SRAM $ V_ {\min} $ Due to Negative-Bias Temperature Instability
Makosiej et al. Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization
Fuketa et al. A closed-form expression for minimum operating voltage of CMOS D flip-flop
JP2012033235A (en) Power source voltage control circuit and control method for sub-threshold sram
Jin et al. A new direct evaluation method to obtain the data retention time distribution of DRAM
Rana et al. Statistical analysis and comparison of 2T and 3T1D e-DRAM minimum energy operation
Mehrabi et al. Read static noise margin aging model considering SBD and BTI effects for FinFET SRAMs
Venugopalan et al. SRAM read current variability and its dependence on transistor statistics
Akyel Statistical methodologies for modelling the impact of process variability in ultra-deep-submicron SRAMs
Joshi et al. DRV evaluation of 6T SRAM cell using efficient optimization techniques