[go: up one dir, main page]

Cholet et al., 1999 - Google Patents

Fabrication of co-planar metal-insulator-metal solid state nanojunctions down to 5 nm

Cholet et al., 1999

Document ID
733082377844096873
Author
Cholet S
Joachim C
Martinez J
Rousset B
Publication year
Publication venue
The European Physical Journal-Applied Physics

External Links

Snippet

An optimised process is presented to fabricate co-planar metal-insulator-metal nanojunctions down to an inter-electrode distance of 5 nm. Simulation of the e-beam insulation of the PMMA/SiO2/Si interface is used to optimise the PMMA resist thickness and …
Continue reading at www.cambridge.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/30—Electron or ion beam tubes for processing objects
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/26—Electron or ion microscopes
    • H01J2237/28—Scanning microscopes
    • H01J2237/2813—Scanning microscopes characterised by the application

Similar Documents

Publication Publication Date Title
van Delft et al. Hydrogen silsesquioxane/novolak bilayer resist for high aspect ratio nanoscale electron-beam lithography
Kim et al. Single-electron transistors operating at room temperature, fabricated utilizing nanocrystals created by focused-ion beam
Matsumoto et al. Application of scanning tunneling microscopy nanofabrication process to single electron transistor
Cholet et al. Fabrication of co-planar metal-insulator-metal solid state nanojunctions down to 5 nm
Namatsu et al. Fabrication of thickness‐controlled silicon nanowires and their characteristics
Young et al. Focused ion beam insulator deposition
Gavrilenko et al. Measurement of dimensions of resist mask elements below 100 nm with help of a scanning electron microscope
Morimoto et al. Si nanofabrication using AFM field enhanced oxidation and anisotropic wet chemical etching
US5068207A (en) Method for producing a planar surface in integrated circuit manufacturing
US7370515B2 (en) Probes for use in scanning probe microscopes and methods of fabricating such probes
Fujita et al. Scanning tunneling microscopy study on the surface and interface of Si (111)/SiO 2 structures
Yasue et al. Dielectric breakdown of silicon oxide studied by scanning probe microscopy
Huq et al. Comparative study of gated single crystal silicon and polysilicon field emitters
Pingue et al. Fabrication of hybrid superconductor–semiconductor nanostructures by integrated ultraviolet-atomic force microscope lithography
Behringer et al. Fabrication of ultrahigh resolution structures in compound semiconductor heterostructures
Komuro et al. Lateral tunnel junction produced by electron-beam-induced deposition
Campbell et al. Fabrication of nanometer-scale conducting silicon wires with a scanning tunneling microscope
Ogino et al. Influence of poly-Si potential on profile distortion caused by charge accumulation
Greene et al. Process‐Induced Gate Oxide Charge Collector Damage
Cholet et al. Towards four-electrode co-planar metal-insulator-metalnanojunctions down to 10 nm
Itoua et al. Fabrication and AFM characterization of a co-planar tunnel junction with a less than 30 nm interelectrode gap
Tomiye et al. Nanometer‐scale characterization of SiO2/Si with a scanning capacitance microscope
Porti et al. Using AFM related techniques for the nanoscale electrical characterization of irradiated ultrathin gate oxides
Petkov et al. Electron beam lithography and dimensional metrology for fin and nanowire devices on Ge, SiGe and GeOI substrates
Nakayama et al. Sub-50-nm pitch size grating reference for CD-SEM magnification calibration