[go: up one dir, main page]

Chen et al., 2014 - Google Patents

Simulation of system backend dielectric reliability

Chen et al., 2014

View HTML
Document ID
6749224496904054818
Author
Chen C
Bashir M
Milor L
Kim D
Lim S
Publication year
Publication venue
Microelectronics Journal

External Links

Snippet

Backend dielectric breakdown degrades the reliability of circuits. A methodology to estimate chip lifetime due to backend dielectric breakdown is presented. It incorporates failures due to parallel tracks, the width effect, field enhancement due to line ends, and variation in …
Continue reading at www.academia.edu (HTML) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Chang et al. Full-chip analysis of leakage power under process variations, including spatial correlations
Chen et al. System-level modeling and microprocessor reliability analysis for backend wearout mechanisms
Kahng et al. On potential design impacts of electromigration awareness
Chen et al. Microprocessor aging analysis and reliability modeling due to back-end wearout mechanisms
Firouzi et al. Aging-and variation-aware delay monitoring using representative critical path selection
Dadgour et al. A statistical framework for estimation of full-chip leakage-power distribution under parameter variations
Liu et al. Comprehensive reliability and aging analysis on SRAMs within microprocessor systems
Huang et al. Electromigration assessment for power grid networks considering temperature and thermal stress effects
Kim et al. On the accuracy of return path assumption for loop inductance extraction for 0.1 µm technology and beyond
US20140181780A1 (en) Electromigration analysis for standard cell based designs
Bashir et al. Backend low-k TDDB chip reliability simulator
Chen et al. Simulation of system backend dielectric reliability
Moshrefi et al. Statistical estimation of delay in nano-scale CMOS circuits using Burr Distribution
Chen et al. System-level modeling and reliability analysis of microprocessor systems
Yang et al. Front-end of line and middle-of-line time-dependent dielectric breakdown reliability simulator for logic circuits
Chen et al. Backend dielectric chip reliability simulator for complex interconnect geometries
Bashir et al. Methodology to determine the impact of linewidth variation on chip scale copper/low-k backend dielectric breakdown
Bashir et al. Backend dielectric reliability full chip simulator
Gomez et al. Selection of critical paths for reliable frequency scaling under BTI-aging considering workload uncertainty and process variations effects
Chen et al. A comparative study of wearout mechanisms in state-of-art microprocessors
Chen et al. Processor-level reliability simulator for time-dependent gate dielectric breakdown
Kim et al. Simple and accurate models for capacitance increment due to metal fill insertion
Chen et al. Impact of NBTI/PBTIon SRAMs within microprocessor systems: Modeling, simulation, and analysis
Kothawade et al. Analysis of intermittent timing fault vulnerability
Chu et al. Design impacts of back-end-of-line line edge roughness