[go: up one dir, main page]

Changyong et al., 2009 - Google Patents

Design of high-speed DRFM system

Changyong et al., 2009

Document ID
6730000782512267552
Author
Changyong J
Meiguo G
Zongbo W
Xiongjun F
Publication year
Publication venue
2009 WRI World Congress on Computer Science and Information Engineering

External Links

Snippet

Digital Radio Frequency Memory (DRFM) has been widely used for the storage of radio frequency and microwave signals. As the frequency and bandwidth are large, the implement of DRFM is limited by the speed of digital devices. A design is proposed to solve this …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L67/00—Network-specific arrangements or communication protocols supporting networked applications
    • H04L67/10—Network-specific arrangements or communication protocols supporting networked applications in which an application is distributed across nodes in the network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
CN101610095B (en) FPGA-based ultra-wideband radio frequency digital receiver device and realization method thereof
Mitola Software radios: Survey, critical evaluation and future directions
JP7466216B2 (en) Radar system and control method thereof
US8682638B2 (en) Channel emulator system and method
AU2014211015B2 (en) Method and arrangement for operating a phased antenna array
CN103095220B (en) Based on the miniature SAR Digtal Down Converter Designing method of fast row FIR filter
Kock et al. Hardware-accelerated design space exploration framework for communication systems: Case studies in synthetic aperture radar and interference alignment processing
Prakash et al. Performance evaluation of FFT processor using conventional and Vedic algorithm
Changyong et al. Design of high-speed DRFM system
Yin et al. A low-complexity design for the terminal device of the urban IoT-oriented heterogeneous network with ultra-high-speed OFDM processing
Jiang et al. Design and realization of FPGA-based DRFM with high instantaneous bandwidth
CN106059685B (en) Time evolution massive MIMO channel simulation device and simulation method thereof
CN102497225B (en) Digital conjugate phase value calculation device applied to retrodirective array
Ariyarathna et al. Toward real-time software-defined radios for ultrabroadband communication above 100 GHz [application notes]
CN102685055B (en) Multi-data stream interpolation and extraction multiplexing device and method
Janakiraman et al. Coarse Grained ADRES Based MIMO-OFDM Transceiver with New Radix-2^ 5 2 5 Pipeline FFT/IFFT Processor
Abinaya et al. A survey of digital down converter architecture for next generation wireless applications
Amulya et al. Design and implementation of a reconfigurable digital down converter for 4G systems using MATLAB and FPGA-a review
Liu et al. Parallel wideband digital up‐conversion architecture with efficiency
Van Wijhe et al. Exploring the Versal AI Engines for Signal Processing in Radio Astronomy
Kirubanandasarathy et al. Design of pipeline R2MDC FFT for implementation of MIMO OFDM transceivers using FPGA
CN112994814B (en) FPGA system for large-scale channel simulation
Zongbo et al. Design of real-time convolution processor and its application in radar echo signal simulator
Hu et al. Efficient FPGA Implementation of Multi-Channel Pipelined Large FFT Architectures Based on SA-MDF Algorithm
Civerchia et al. Exploiting reconfigurable computing in 5G: a case study of latency critical function