[go: up one dir, main page]

Kutzschebauch et al., 2001 - Google Patents

Congestion aware layout driven logic synthesis

Kutzschebauch et al., 2001

View PDF
Document ID
6726907684278200787
Author
Kutzschebauch T
Stok L
Publication year
Publication venue
IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No. 01CH37281)

External Links

Snippet

In this paper, we present novel algorithms that effectively combine physical layout and early logic synthesis to improve overall design quality. In addition, we employ partitioning and clustering algorithms to achieve faster turn around times. With the increasing complexity of …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization

Similar Documents

Publication Publication Date Title
US6080201A (en) Integrated placement and synthesis for timing closure of microprocessors
US9852253B2 (en) Automated layout for integrated circuits with nonstandard cells
Donno et al. Clock-tree power optimization based on RTL clock-gating
US6195788B1 (en) Mapping heterogeneous logic elements in a programmable logic device
US7676780B2 (en) Techniques for super fast buffer insertion
Kutzschebauch et al. Congestion aware layout driven logic synthesis
US20050268258A1 (en) Rule-based design consultant and method for integrated circuit design
US8856702B1 (en) Method and apparatus for performing multiple stage physical synthesis
Maheshwari et al. Efficient retiming of large circuits
Chen et al. Simultaneous timing driven clustering and placement for FPGAs
Lin et al. A fine-grain dynamically reconfigurable architecture aimed at reducing the FPGA-ASIC gaps
Vishnu et al. Clock tree synthesis techniques for optimal power and timing convergence in soc partitions
Hutton et al. FPGA synthesis and physical design
US20050268268A1 (en) Methods and systems for structured ASIC electronic design automation
US7133819B1 (en) Method for adaptive critical path delay estimation during timing-driven placement for hierarchical programmable logic devices
US7409658B2 (en) Methods and systems for mixed-mode physical synthesis in electronic design automation
US20090125859A1 (en) Methods for Optimal Timing-Driven Cloning Under Linear Delay Model
Changfan et al. Timing optimization on routed designs with incremental placement and routing characterization
Kutzschebauch et al. Layout driven decomposition with congestion consideration
CN113761820A (en) Programmable integrated circuit bottom layer
Wilke et al. Design and analysis of" Tree+ Local Meshes" clock architecture
Todd et al. CGAL-A Multi Technology Gate Array Layout System
US11507723B2 (en) Method and apparatus for performing incremental compilation using structural netlist comparison
US8661386B1 (en) Method and apparatus for performing timing analysis with current source driver models using interpolated device characteristics
US8661385B1 (en) Method and apparatus for performing delay annotation