[go: up one dir, main page]

Redman-White et al., 2009 - Google Patents

A robust high speed serial PHY architecture with feed-forward correction clock and data recovery

Redman-White et al., 2009

View PDF
Document ID
6489112146008860363
Author
Redman-White W
Bugbee M
Dobbs S
Wu X
Balmford R
Nuttgens J
Kiani U
Clegg R
den Besten G
Publication year
Publication venue
IEEE journal of solid-state circuits

External Links

Snippet

This paper describes a robust architecture for high speed serial links for embedded SoC applications, implemented to satisfy the 1.5 Gb/s and 3 Gb/s Serial-ATA PHY standards. To meet the primary design requirements of a sub-system that is very tolerant of device …
Continue reading at eprints.soton.ac.uk (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction decision circuits providing symbol by symbol detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels; Baseband coding techniques specific to data transmission systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Balan et al. A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization
US7142624B2 (en) Analog unidirectional serial link architecture
US5412697A (en) Delay line separator for data bus
Masuda et al. A 12 Gb/s 0.9 mW/Gb/s wide-bandwidth injection-type CDR in 28 nm CMOS with reference-free frequency capture
JP2008236738A (en) Protocol-independent automatic rate negotiation for high-speed serial interfaces in programmable logic devices
JP5086014B2 (en) Data recovery method and data recovery circuit
Kim et al. A four-channel 3.125-Gb/s/ch CMOS serial-link transceiver with a mixed-mode adaptive equalizer
CN120500813A (en) Fast locked dual ring clock and data recovery circuit
Redman-White et al. A robust high speed serial PHY architecture with feed-forward correction clock and data recovery
US20250260553A1 (en) Hybrid Serial Receiver Circuit
US11646917B1 (en) Multi-mode non-loop unrolled decision-feedback equalizer with flexible clock configuration
US20250309920A1 (en) Power distribution network noise compensation to reduce data dependency jitter
Doi et al. A 32 Gb/s data-interpolator receiver with two-tap DFE fabricated with 28-nm CMOS process
US20250125999A1 (en) Parallel direct-feedback decision-feedback equalizer for high-speed low-voltage wireline links
Tajalli et al. A Power-Efficient Clock and Data Recovery Circuit in 0.18$\mu {\hbox {m}} $ CMOS Technology for Multi-Channel Short-Haul Optical Data Communication
US11398826B1 (en) Half rate bang-bang phase detector
JP2003264454A (en) High-speed differential data sampling circuit
US20250323613A1 (en) Feed-forward baseline wander compensation
Min et al. A 1.62/2.7 Gbps clock and data recovery with pattern based frequency detector for DisplayPort
US12052335B2 (en) Serial receiver circuit with follower skew adaptation
US20060067452A1 (en) Clock and data recovery circuit
US12353350B2 (en) Radio frequency interference common mode injection in a C-PHY receiver
US12436558B2 (en) Hybrid clocking scheme for SERDES physical layer circuits
US12368441B2 (en) Power supply calibration for voltage controlled oscillators
US20250323632A1 (en) Dynamic eye opening monitor