Zugno et al., 2024 - Google Patents
Analysis of a Split-Constant-Slope Digital-to-Time Converter TopologyZugno et al., 2024
- Document ID
- 5772938789754620714
- Author
- Zugno N
- Bevilacqua A
- Publication year
- Publication venue
- 2024 19th Conference on Ph. D Research in Microelectronics and Electronics (PRIME)
External Links
Snippet
This work proposes and analyzes a split-constant-slope digital-to-time converter topology (SCS DTC). The proposed circuit is extremely robust to the non-linearities of current generators and non-linear capacitors, as well as to process spreads. As a case study, a 11 …
- 239000003990 capacitor 0 abstract description 20
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/30—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element being electromechanical resonator
- H03B5/32—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element being electromechanical resonator being a piezo-electric resonator
- H03B5/36—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element being electromechanical resonator being a piezo-electric resonator active element in amplifier being semiconductor device
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Staszewski et al. | All-digital frequency synthesizer in deep-submicron CMOS | |
US20030107442A1 (en) | All-digital frequency synthesis with capacitive re-introduction of dithered tuning information | |
US20110261871A1 (en) | All-digital frequency synthesis with dco gain calculation | |
Chee et al. | An ultra-low-power injection locked transmitter for wireless sensor networks | |
US7492850B2 (en) | Phase locked loop apparatus with adjustable phase shift | |
Toifl et al. | A 0.94-ps-RMS-jitter 0.016-mm/sup 2/2.5-GHz multiphase generator PLL with 360/spl deg/digitally programmable phase shift for 10-Gb/s serial links | |
CN101569103A (en) | Digitally controlled analog frequency synthesizer | |
Leoncini et al. | Fully Integrated, 406$\mu $ A, $\text {5}^{\circ} $/hr, Full Digital Output Lissajous Frequency-Modulated Gyroscope | |
AU2003258332A1 (en) | Integrated, digitally-controlled crystal oscillator | |
Chen et al. | The design of all-digital polar transmitter based on ADPLL and phase synchronized ΔΣ modulator | |
Zugno et al. | Analysis of a Split-Constant-Slope Digital-to-Time Converter Topology | |
Hanumolu et al. | Digitally-enhanced phase-locking circuits | |
Hwang et al. | A 3.5 GHz spread-spectrum clock generator with a memoryless Newton-Raphson modulation profile | |
Xu et al. | Ultra-low power 32kHz crystal oscillators: Fundamentals and design techniques | |
Li et al. | A method of low-cost pure-digital GPS disciplined clock for improving frequency accuracy and steering frequency through TAF-DPS frequency synthesizer | |
EP1255355B1 (en) | System and method for time dithering a digitally-controlled oscillator tuning input | |
Plett et al. | A study of tuning for continuous-time filters using macromodels | |
Kim et al. | ASK Modulator Spur reduction using Sigma Delta Modulator and Oscillator | |
Siriburanon et al. | A Low-Noise Digital-to-Time Converter Exploiting Waveform of Integrated Crystal Oscillator | |
Scognamiglio et al. | A Fully Integrated 1 KHz-1 MHz Sinusoidal Waveform Generator Based on Second Order Analog Interpolation | |
US20230336162A1 (en) | Reference Clock Frequency Correction By Mixing With Digitally-Controlled Low-Frequency Compensation Signal | |
Bandarupalli et al. | A 6.7–3.6-pJ/b 0.63–7.5-Gb/s rapid on/off clock and data recovery with< 55-ns turn-on time | |
Yang et al. | A 25 MHz crystal less clock generator with background calibration against process and temperature variation | |
Van Rethy et al. | Scalable Bang–Bang Phase-Locked-Loop-based integrated sensor interfaces | |
Liu et al. | A digital crystal-less clock generator using a phase error corrector |