Porche et al., 2014 - Google Patents
Physically-aware diagnostic resolutionPorche et al., 2014
- Document ID
- 5693856632274965337
- Author
- Porche J
- Blanton R
- Publication year
- Publication venue
- 2014 IEEE 23rd Asian Test Symposium
External Links
Snippet
Physical failure analysis (PFA) is crucial to improving yield during the production life of an integrated circuit (IC). PFA begins with software-based diagnosis, which reports a set of likely failing candidates. A large set, which can result from test-set equivalent (TSE) faults …
- 238000003745 diagnosis 0 abstract description 25
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. varying supply voltage
- G01R31/3004—Current or voltage test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2855—Environmental, reliability or burn-in testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/308—Contactless testing using non-ionising electromagnetic radiation, e.g. optical radiation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/302—Contactless testing
- G01R31/305—Contactless testing using electron beams
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/04—Testing connections, e.g. of plugs, of non-disconnectable joints
- G01R31/043—Testing connections, e.g. of plugs, of non-disconnectable joints of releaseable connections, e.g. terminals mounted on a printed circuit board
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/02—Testing of electric apparatus, lines or components, for short-circuits, discontinuities, leakage of current, or incorrect line connection
- G01R31/024—Arrangements for indicating continuity or short-circuits in electric apparatus or lines, leakage or ground faults
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Benware et al. | Impact of multiple-detect test patterns on product quality | |
JP3734392B2 (en) | Semiconductor integrated circuit failure inspection method and layout method | |
Keim et al. | A rapid yield learning flow based on production integrated layout-aware diagnosis | |
US7406645B2 (en) | Test pattern generating apparatus, method for automatically generating test patterns and computer program product for executing an application for a test pattern generating apparatus | |
JP4881332B2 (en) | Semiconductor integrated circuit test quality evaluation apparatus and semiconductor integrated circuit test quality evaluation method | |
Baker et al. | I/sub DDQ/testing because'zero defects isn't enough': a Philips perspective | |
US7765444B2 (en) | Failure diagnosis for logic circuits | |
Blanton et al. | Yield learning through physically aware diagnosis of IC-failure populations | |
Isern et al. | I/sub DDQ/test and diagnosis of CMOS circuits | |
Huang et al. | Advancements in diagnosis driven yield analysis (DDYA): A survey of state-of-the-art scan diagnosis and yield analysis technologies | |
Appello et al. | Understanding yield losses in logic circuits | |
Mittal et al. | Test chip design for optimal cell-aware diagnosability | |
US9310431B2 (en) | Diagnosis framework to shorten yield learning cycles of advanced processes | |
Porche et al. | Physically-aware diagnostic resolution | |
Appello et al. | Yield analysis of logic circuits | |
Goh et al. | Yield-oriented logic failure characterization for FA prioritization | |
Chen et al. | On diagnosis of timing failures in scan architecture | |
Tanwir et al. | Hardware-in-the-loop model-less diagnostic test generation | |
Huang et al. | Bayesian fault diagnosis of RF circuits using nonparametric density estimation | |
Inuyama et al. | Critical-area-aware test pattern generation and reordering | |
JP3139543B2 (en) | Method of specifying faulty block in CMOS LSI having multiple faults | |
Rodriguez-Montanes et al. | Localization and electrical characterization of interconnect open defects | |
JP3112263B2 (en) | Wiring short point detection method and its inspection device | |
Balachandran et al. | Expediting ramp-to-volume production | |
JP2005332389A (en) | Semiconductor integrated circuit failure inspection method and layout method |