[go: up one dir, main page]

Zhang et al., 2015 - Google Patents

Design of power-up and arbiter hybrid physical unclonable functions in 65nm CMOS

Zhang et al., 2015

Document ID
5010080129770416087
Author
Zhang Y
Wang P
Li G
Qian H
Zheng X
Publication year
Publication venue
2015 IEEE 11th International Conference on ASIC (ASICON)

External Links

Snippet

Physical Unclonable Functions (PUFs) is increasingly used for IC authentication to protect against cloning, imitating and counterfeiting circuit, which exploits the uncontrollable randomness due to manufacturing process variations to generate low cost secret keys. But it …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators

Similar Documents

Publication Publication Date Title
Zhuang et al. A strong subthreshold current array PUF resilient to machine learning attacks
Cao et al. A low power diode-clamped inverter-based strong physical unclonable function for robust and lightweight authentication
Bhattacharyya et al. Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit
Li et al. Ultra-compact and robust physically unclonable function based on voltage-compensated proportional-to-absolute-temperature voltage generators
Maiti et al. Improving the quality of a physical unclonable function using configurable ring oscillators
Vallabhuni et al. 6Transistor SRAM cell designed using 18nm FinFET technology
CN104318181B (en) PUF circuit based on threshold deviation delay
Zhang et al. A 0.186-pJ per bit latch-based true random number generator featuring mismatch compensation and random noise enhancement
US10483971B1 (en) Physical unclonable device and method of maximizing existing process variation for a physically unclonable device
Cui et al. Ultra-lightweight and reconfigurable tristate inverter based physical unclonable function design
Kumar et al. On design of temperature invariant physically unclonable functions based on ring oscillators
Ye et al. OPUF: Obfuscation logic based physical unclonable function
Cao et al. An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability
Baek et al. A reconfigurable SRAM based CMOS PUF with challenge to response pairs
CN104320246A (en) Configurable multi-bit key output TVD-PUFs (Threshold Variation Delay-Physical Unclonable functions) circuit
Lee et al. A 354F 2 leakage-based physically unclonable function with lossless stabilization through remapping for low-cost IoT security
Zhao et al. A 1036-F 2/bit high reliability temperature compensated cross-coupled comparator-based PUF
CN113051627A (en) Physical unclonable function generator and circuit and method thereof
Tao et al. MVL‐PUFs: multiple‐valued logic physical unclonable functions
Patil et al. Improving reliability of weak PUFs via circuit techniques to enhance mismatch
Dehghanzadeh et al. MBM PUF: A Multi-Bit Memory-Based Physical Unclonable Function
Park et al. A reconfigurable LDO-assisted physically unclonable function achieving a zero-BER with 14% masking
Kumar et al. Design of unique and reliable physically unclonable functions based on current starved inverter chain
Williams et al. A novel 0.04 pj/bit dynamic trng using bit reconfigurable ring oscillators
Zhang et al. Design of power-up and arbiter hybrid physical unclonable functions in 65nm CMOS