[go: up one dir, main page]

Kuo et al., 2006 - Google Patents

Augmented CMP techniques for silicon carbide

Kuo et al., 2006

Document ID
5007195801115328538
Author
Kuo P
Currier I
Publication year
Publication venue
Materials science forum

External Links

Snippet

Chemical-mechanical polishing (CMP) has proven a powerful tool for the final polishing of semiconductor and compound semiconductor substrates such as silicon, sapphire, gallium arsenide, and indium phosphide. For these materials, conventional CMP techniques have …
Continue reading at www.scientific.net (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002—Preparing wafers
    • H01L21/02005—Preparing bulk and homogeneous wafers
    • H01L21/02008—Multistep processes
    • H01L21/0201—Specific process step
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; MISCELLANEOUS COMPOSITIONS; MISCELLANEOUS APPLICATIONS OF MATERIALS
    • C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K3/00—Materials not provided for elsewhere
    • C09K3/14—Anti-slip materials; Abrasives
    • C09K3/1454—Abrasive powders, suspensions and pastes for polishing
    • C09K3/1463—Aqueous liquid suspensions
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; MISCELLANEOUS COMPOSITIONS; MISCELLANEOUS APPLICATIONS OF MATERIALS
    • C09G—POLISHING COMPOSITIONS OTHER THAN FRENCH POLISH; SKI WAXES
    • C09G1/00—Polishing compositions
    • C09G1/02—Polishing compositions containing abrasives or grinding agents
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00—Lapping machines or devices; Accessories
    • B24B37/11—Lapping tools
    • B24B37/20—Lapping pads for working plane surfaces
    • B24B37/24—Lapping pads for working plane surfaces characterised by the composition or properties of the pad materials
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; MISCELLANEOUS COMPOSITIONS; MISCELLANEOUS APPLICATIONS OF MATERIALS
    • C09K—MATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K3/00—Materials not provided for elsewhere
    • C09K3/14—Anti-slip materials; Abrasives
    • C09K3/1409—Abrasive particles per se

Similar Documents

Publication Publication Date Title
KR101508917B1 (en) Chemical mechanical planarization using nanodiamond
Shi et al. Characterization of colloidal silica abrasives with different sizes and their chemical–mechanical polishing performance on 4H-SiC (0 0 0 1)
Lee et al. Hybrid polishing mechanism of single crystal SiC using mixed abrasive slurry (MAS)
Hu et al. Planarization machining of sapphire wafers with boron carbide and colloidal silica as abrasives
WO2007058774A1 (en) Polishing process for producing damage free surfaces on semi-insulating silicon carbide wafers
Guang Nanogrinding of SiC wafers with high flatness and low subsurface damage
JP2009091235A5 (en)
Wu et al. Study on the potential of chemo-mechanical-grinding (CMG) process of sapphire wafer
ZHANG Method of surface treatment on sapphire substrate
TW200411754A (en) A method of polishing a wafer of material
US10329455B2 (en) Chemical mechanical planarization slurry and method for forming same
Lu et al. Precision polishing of single crystal diamond (111) substrates using a sol-gel (SG) polishing pad
Zhang et al. An overview of recent advances in chemical mechanical polishing (CMP) of sapphire substrates
CN100496893C (en) Method of preparing a surface of a semiconductor wafer to to produce a satisfactory surface for epitaxial growth on SIC film
CN103286672A (en) SiC wafer polishing method capable of obtaining atomic step surface quickly
Ban et al. Process optimization of 4H-SiC chemical mechanical polishing based on grey relational analysis
An et al. Effect of process parameters on material removal rate in chemical mechanical polishing of 6H-SiC (0001)
Liang et al. Experiment on chemical magnetorheological finishing of SiC single crystal wafer
Ji et al. A general strategy for polishing SiC wafers to atomic smoothness with arbitrary facets
Kuo et al. Augmented CMP techniques for silicon carbide
Lee et al. The effect of mixed abrasive slurry on CMP of 6H-SiC substrates
He et al. Effect of slurry and fixed abrasive pad on chemical mechanical polishing of SiC wafer
KR101267982B1 (en) Method for grinding the semiconductor substrate and semiconductor substrate grinding apparatus
Lee et al. The effect of mixed abrasive slurry on CMP of 6H-SiC substrate
Lee et al. The effect of slurry composition and flatness on sub-surface damage and removal in chemical mechanical polishing of 6H-SiC