[go: up one dir, main page]

Lee et al., 2002 - Google Patents

Prediction of wafer state after plasma processing using real-time tool data

Lee et al., 2002

View PDF
Document ID
4365095801099030459
Author
Lee S
Spanos C
Publication year
Publication venue
IEEE Transactions on Semiconductor Manufacturing

External Links

Snippet

Empirical models based on real-time equipment signals are used to predict the outcome (eg, etch rates and uniformity) of each wafer during and after plasma processing. Three regression and one neural network modeling methods were investigated. The models are …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/30Nc systems
    • G05B2219/45Nc applications
    • G05B2219/45031Manufacturing semiconductor wafers
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Exposure apparatus for microlithography

Similar Documents

Publication Publication Date Title
Lee et al. Prediction of wafer state after plasma processing using real-time tool data
KR101568879B1 (en) How to set up and use multilayer / multiple input / multiple output (MLMIMO) model
EP1317694B1 (en) Adaptive sampling method for improved control in semiconductor manufacturing
KR101530098B1 (en) Using multi-layer/multi-input/multi-output (mlmimo) models for metal-gate structures
Hong et al. Neural network modeling of reactive ion etching using optical emission spectroscopy data
US8501499B2 (en) Adaptive recipe selector
US7713758B2 (en) Method and apparatus for optimizing a gate channel
White et al. Low open-area endpoint detection using a PCA-based T/sup 2/statistic and Q statistic on optical emission spectroscopy measurements
Gardner et al. Equipment fault detection using spatial signatures
US8532796B2 (en) Contact processing using multi-input/multi-output (MIMO) models
US7899637B2 (en) Method and apparatus for creating a gate optimization evaluation library
US20050098535A1 (en) Method and apparatus for controlling etch selectivity
TWI381468B (en) In-line lithography and etch system
US7634325B2 (en) Prediction of uniformity of a wafer
US11244873B2 (en) Systems and methods for manufacturing microelectronic devices
Chien et al. A novel approach to hedge and compensate the critical dimension variation of the developed-and-etched circuit patterns for yield enhancement in semiconductor manufacturing
Mocella et al. Etch process characterization using neural network methodology: A case study
US7449265B1 (en) Scatterometry target for determining CD and overlay
US20100214545A1 (en) Creating Metal Gate Structures Using Lithography-Etch-Lithography-Etch (LELE) Processing Sequences
Cardarelli et al. Use of neural networks in modeling relations between exposure energy and pattern dimension in photolithography process [mos ics]
White Multivariable analysis of spectral measurements for the characterization of semiconductor processes
US20230102438A1 (en) Method And Process Using Fingerprint Based Semiconductor Manufacturing Process Fault Detection
Xu Statistical Problems in Semiconductor Manufacturing
Collins Model-based equipment diagnosis for semiconductor manufacturing
Han et al. Polynomial neural network modeling of reactive ion etching process using GMDH method