[go: up one dir, main page]

Beer et al., 2014 - Google Patents

Eleven ways to boost your synchronizer

Beer et al., 2014

Document ID
396450468275535945
Author
Beer S
Ginosar R
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

Synchronizers play an essential role in multiple clock domain systems-on-chip. The most common synchronizer consists of a series of pipelined flip-flops. Several factors influence the performance of synchronizers: circuit design, process technology, and operating …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Wolpert et al. Managing temperature effects in nanoscale adaptive systems
Mishra et al. A simulation study of nbti impact on 14-nm node finfet technology for logic applications: Device degradation to circuit-level interaction
Pretorius et al. Charge redistribution and noise margins in domino CMOS logic
Beer et al. Eleven ways to boost your synchronizer
Tripathi et al. Efficient jitter analysis for a chain of CMOS inverters
Liu et al. Standard cell sizing for subthreshold operation
Wolpert et al. Exploiting programmable temperature compensation devices to manage temperature-induced delay uncertainty
Shah et al. A glitch free variability resistant high speed and low power sense amplifier based flip flop for digital sequential circuits
Tu et al. Low-power timing closure methodology for ultra-low voltage designs
Islam et al. Statistical analysis and modeling of random telegraph noise based on gate delay measurement
Bernard et al. Ultra-wide voltage range pulse-triggered flip-flops and register file with tunable energy-delay target in 28 nm UTBB-FDSOI
Gomi et al. Differential transmission line interconnect for high speed and low power global wiring
Radfar et al. A yield improvement technique in severe process, voltage, and temperature variations and extreme voltage scaling
Bhargava et al. Advanced VLSI Technology: Technical Questions with Solutions
Amirabadi et al. Clock delayed domino logic with efficient variable threshold voltage keeper
Jung et al. Noise constrained transistor sizing and power optimization for dual V/sub t/domino logic
Wang et al. A 100-MHz 3.352-mW 8-bit shift register using low-power DETFF using 90-nm CMOS process
Dani et al. Variation-aware prediction of circuit performance in near-threshold regime using supply-independent transition threshold points
Miura et al. Aging Estimation of MOS FETs Using Aging‐Tolerant/Aged Ring Oscillators
Mushtaq et al. INDIDO: A novel low-power approach for domino logic circuits
Juveria et al. Thermal Reliability Study of Aggressively Scaled C2SFF for Future IoT Applications
Habib et al. Complementary JFET Logic for Low-Power Applications in Extreme Environments
Walunj et al. Design considerations and optimisation of clock circuit for ultra-low power sub-threshold applications
Hwang et al. An Area-Efficient True Single-Phase Clocked and Conditional Capture Flip-Flop for Ultra-Low-Power Operations in 7nm Fin-FET Process
Vatanjou Ultra Low-Power/Low-Energy CMOS Mixed-Signal Building Blocks