[go: up one dir, main page]

Roy et al., 2017 - Google Patents

An improved flicker noise model for circuit simulations

Roy et al., 2017

Document ID
3851788569654563778
Author
Roy A
Kim S
Mudanai S
Publication year
Publication venue
IEEE Transactions on Electron Devices

External Links

Snippet

Compact flicker noise models used in SPICE circuit simulators are derived from the seminal BSIM unified noise model. In this paper, we show that use of this model can give anomalous bias dependence of input referred noise. In addition, we find that the state-of-the art flicker …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors

Similar Documents

Publication Publication Date Title
Chauhan et al. BSIM6: Analog and RF compact model for bulk MOSFET
Van Langevelde et al. An explicit surface-potential-based MOSFET model for circuit simulation
Koley et al. Subthreshold analog/RF performance enhancement of underlap DG FETs with high-k spacer for low power applications
Saha et al. Dependence of RF/analog and linearity figure of merits on temperature in ferroelectric FinFET: a simulation study
Koley et al. Analysis of High-$\kappa $ Spacer Asymmetric Underlap DG-MOSFET for SOC Application
Lime et al. A quasi-two-dimensional compact drain–current model for undoped symmetric double-gate MOSFETs including short-channel effects
Horst et al. 2-D physics-based compact DC modeling of double-gate tunnel-FETs
CN102637215A (en) Modeling method of semiconductor device
Gildenblat et al. Introduction to PSP MOSFET model
Roy et al. An improved flicker noise model for circuit simulations
Hiblot DIBL–compensated extraction of the channel length modulation coefficient in MOSFETs
Deng et al. A core compact model for IGZO TFTs considering degeneration mechanism
Agarwal et al. Anomalous transconductance in long channel halo implanted MOSFETs: Analysis and modeling
Ndjountche Amplifiers, comparators, multipliers, filters, and oscillators
Gupta et al. Analysis and modeling of temperature and bias dependence of current mismatch in halo-implanted MOSFETs
Contaret et al. Low frequency noise characterization and modelling in ultrathin oxide MOSFETs
Dutta et al. Analysis of harmonic distortion in UDG-MOSFETs
Wu et al. PSP-SOI: An advanced surface potential based compact model of partially depleted SOI MOSFETs for circuit simulations
Gupta et al. Modeling of current mismatch and 1/f noise for halo-implanted drain-extended MOSFETs
Iniguez et al. A physically-based C/sub/spl infin//-continuous model for accumulation-mode SOI pMOSFETs
Zhang et al. An equivalent circuit model of HCI effect for short-channel N-MOSFET
Xia A simple method to create corners for the lookup table-based MOSFET models through inputs and outputs mapping
Jang et al. A compact LDD MOSFET IV model based on nonpinned surface potential
Sen et al. Verilog-A Modeling of Junction-less MOSFET in Sub-Threshold Regime for Ultra Low-Power Application
Makris et al. On MOSFET threshold voltage extraction over the full range of drain voltage based on Gm/ID