[go: up one dir, main page]

Li et al., 2019 - Google Patents

A large-scale nesting ring multi-chip architecture for manycore processor systems

Li et al., 2019

View PDF
Document ID
3740761818864874676
Author
Li W
Guo B
Li X
Zhou Y
Huang S
Rouskas G
Publication year
Publication venue
Optical Switching and Networking

External Links

Snippet

The optical network on chip (ONoC) paradigm has emerged as a promising solution to multi- core/many-core processor systems for offering enormous bandwidth and low power consumption. As chip multiprocessors (CMPs) scale to unprecedented numbers of cores, the …
Continue reading at rouskas.wordpress.ncsu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/70—Admission control or resource allocation
    • H04L47/82—Miscellaneous aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5695—Admission control; Resource allocation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H04L41/50—Network service management, i.e. ensuring proper service fulfillment according to an agreement or contract between two parties, e.g. between an IT-provider and a customer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Similar Documents

Publication Publication Date Title
Ye et al. 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip
Hamedani et al. QuT: A low-power optical network-on-chip
Koohi et al. All-optical wavelength-routed architecture for a power-efficient network on chip
Wu et al. An inter/intra-chip optical network for manycore processors
Pasricha et al. OPAL: A multi-layer hybrid photonic NoC for 3D ICs
Morris et al. Three-dimensional stacked nanophotonic network-on-chip architecture with minimal reconfiguration
Koohi et al. All-optical wavelength-routed NoC based on a novel hierarchical topology
Kao et al. Design of a bufferless photonic clos network-on-chip architecture
Fusella et al. H 2 ONoC: A hybrid optical–electronic NoC based on hybrid topology
Chen et al. A hierarchical optical network-on-chip using central-controlled subnet and wavelength assignment
Ben Ahmed et al. Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems
Hendry et al. Silicon nanophotonic network-on-chip using TDM arbitration
Tan et al. Venus: A low-latency, low-loss 3-D hybrid network-on-chip for kilocore systems
Asadi et al. A routing algorithm for reducing optical loss in photonic Networks-on-Chip
Petracca et al. Photonic NoCs: System-level design exploration
Koohi et al. Scalable architecture for a contention-free optical network on-chip
Li et al. A large-scale nesting ring multi-chip architecture for manycore processor systems
Liu et al. Dynamic ring-based multicast with wavelength reuse for optical network on chips
Zhang et al. Bufferless routing in optical Gaussian macrochip interconnect
Chen et al. Low latency and energy efficient optical network-on-chip using wavelength assignment
Zhu et al. A 3D multilayer optical network on chip based on mesh topology
Wang et al. SMONoC: Optical network-on-chip using a statistical multiplexing strategy
Wang et al. A highly scalable optical network-on-chip with small network diameter and deadlock freedom
Tan et al. A hybrid optoelectronic networks-on-chip architecture
Ahmed et al. Contention-free routing for hybrid photonic mesh-based network-on-chip systems