Kahng et al., 2008 - Google Patents
CMP fill synthesis: A survey of recent studiesKahng et al., 2008
View PDF- Document ID
- 3724372396507122226
- Author
- Kahng A
- Samadi K
- Publication year
- Publication venue
- Handbook of Algorithms for Physical Design Automation
External Links
Snippet
Chemical–mechanical polishing (CMP) is the planarizing technique of choice to satisfy the local and global planarity constraints imposed by advanced lithography methods. The material removal mechanism of silicon dioxide CMP is similar to the removal found in glass …
- 230000015572 biosynthetic process 0 title abstract description 46
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kahng et al. | CMP fill synthesis: A survey of recent studies | |
Stine et al. | Rapid characterization and modeling of pattern-dependent variation in chemical-mechanical polishing | |
Stine et al. | The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes | |
US7801717B2 (en) | Method for smart dummy insertion to reduce run time and dummy count | |
US7363099B2 (en) | Integrated circuit metrology | |
Tian et al. | Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability | |
Cho et al. | Wire density driven global routing for CMP variation and timing | |
US7937674B2 (en) | Method, system, and computer program product for predicting thin film integrity, manufacturability, reliability, and performance in electronic designs | |
US7363598B2 (en) | Dummy fill for integrated circuits | |
US7360179B2 (en) | Use of models in integrated circuit fabrication | |
US7805692B2 (en) | Method for local hot spot fixing | |
KR20050007440A (en) | System and method for placement of dummy metal fills while preserving device matching and/or limiting capacitance increase | |
Xu et al. | A chip-scale chemical mechanical planarization model for copper interconnect structures | |
US6883153B2 (en) | Minimization of microelectronic interconnect thickness variations | |
Verma et al. | Effects of process variation in VLSI interconnects–a technical review | |
Wang et al. | A min-variance iterative method for fast smart dummy feature density assignment in chemical-mechanical polishing | |
Kahng et al. | Fill for shallow trench isolation CMP | |
Hui et al. | Hotspot detection and design recommendation using silicon calibrated CMP model | |
Kawa et al. | EDA challenges in nano-scale technology | |
Gower-Hall et al. | Understanding, modeling, and detecting pooling hotspots in copper CMP | |
Yang | Modeling CMP for copper dual damascene interconnects | |
Khursheed et al. | Automation of optimal metal density filling for deep sub micron technology designs | |
Faruk et al. | Variability modeling and process optimization for the 32 nm BEOL using in-line scatterometry data | |
Orshansky | Increasing circuit performance through statistical design techniques | |
Chen | Layout density control for improved VLSI manufacturability |