[go: up one dir, main page]

Bauer et al., 2013 - Google Patents

Test strategies for reliable runtime reconfigurable architectures

Bauer et al., 2013

View PDF
Document ID
3706413947107617367
Author
Bauer L
Braun C
Imhof M
Kochte M
Schneider E
Zhang H
Henkel J
Wunderlich H
Publication year
Publication venue
IEEE Transactions on Computers

External Links

Snippet

Field-programmable gate array (FPGA)-based reconfigurable systems allow the online adaptation to dynamically changing runtime requirements. The reliability of FPGAs, being manufactured in latest technologies, is threatened by soft errors, as well as aging effects and …
Continue reading at www.iti.uni-stuttgart.de (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
Bauer et al. Test strategies for reliable runtime reconfigurable architectures
EP2626801B1 (en) Configuring a programmable device using a high-level language
EP2626800B1 (en) Configuring a programmable device using high-level language
EP1600865A1 (en) Dynamic programming of trigger conditions in hardware emulation systems
US9798842B1 (en) Circuit design instrumentation for state visualization
Zadegan et al. Design, verification, and application of IEEE 1687
Basu et al. Dynamic selection of trace signals for post-silicon debug
Abdelfattah et al. Transparent structural online test for reconfigurable systems
Bauer et al. OTERA: Online test strategies for reliable reconfigurable architectures—Invited paper for the AHS-2012 special session “Dependability by reconfigurable hardware”
Grinschgl et al. Modular fault injector for multiple fault dependability and security evaluations
Pundir et al. Fault tolerant reconfigurable hardware design using BIST on SRAM: A review
Ku et al. Testing reliability techniques for SoCs with fault tolerant CGRA by using live FPGA fault injection
Anwer et al. Dynamic Reliability Management for FPGA‐Based Systems
Gosheblagh et al. Dynamic partial based single event upset (SEU) injection platform on FPGA
Venishetti et al. Hierarchical built-in self-testing and fpga based healing methodology for system-on-a-chip
Harward et al. A fault injection system for measuring soft processor design sensitivity on Virtex-5 FPGAs
Ahmed et al. Froc 2.0: Automatic BRAM and logic testing to enable dynamic voltage scaling for FPGA applications
Groza et al. A self-reconfigurable platform for built-in self-test applications
Major Novel approach to fault tolerance in space computers leveraging the RISC-V architecture
Jacobs Reconfigurable fault tolerance for space systems
US11263377B1 (en) Circuit architecture for expanded design for testability functionality
Martins et al. Low cost fault detector guided by permanent faults at the end of fpgas life cycle
Cardona et al. A novel tool-flow for zero-overhead cross-domain error resilient partially reconfigurable X-TMR for SRAM-based FPGAs
Zhao Health monitoring and life-time prognostics to enable dependable many-processor S0Cs
Ramesh Babu Efficient Hardware Acceleration of Diversity Analysis