[go: up one dir, main page]

Scharfetter et al., 1991 - Google Patents

Combining model development with characterization

Scharfetter et al., 1991

Document ID
3683185177951969999
Author
Scharfetter D
Duvall S
Publication year
Publication venue
International Electron Devices Meeting 1991 [Technical Digest]

External Links

Snippet

The authors demonstrate the advantages of combining model characterization with model development and implementation. Examples cover process and device simulators, compact models for circuit simulators, and statistical models for design verification of IC devices …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/3668—Software testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]

Similar Documents

Publication Publication Date Title
Ledin Hardware-in-the-loop simulation
Lin et al. Comparison of probabilistic production cost simulation methods
US5768159A (en) Method of simulating AC timing characteristics of integrated circuits
CN112417798B (en) Time sequence testing method and device, electronic equipment and storage medium
Szygenda Modeling and digital simulation for design verification and diagnosis
Feng et al. Structure detection of semiparametric structural equation models with Bayesian adaptive group lasso
Hassan et al. System-level verification of linear and non-linear behaviors of RF amplifiers using metamorphic relations
US20110172979A1 (en) Circuit-level validation of computer executable device/circuit simulators
Rath et al. A transaction-oriented UVM-based library for verification of analog behavior
CN117033113B (en) Control circuit and method for signal delay
Scharfetter et al. Combining model development with characterization
Erkkinen et al. Verification, validation, and test with model-based design
Greif et al. Software validation in metrology: A case study for a GUM-supporting software
US7461364B2 (en) Methods and readable media for using relative positioning in structures with dynamic ranges
CA1212770A (en) Method for propagating unknown digital values in a hardware based complex circuit simulation system
US20090222774A1 (en) Method for evaluating the quality of a computer program
Kliuchansky et al. The Simulation Model of the Optical Isolator Matching Unit for Education
Vitkin et al. Effort estimation in model-based software development
Dearborn et al. VTest system overview
Hellerman A computer application to reliable circuit design
Dearborn et al. The virtual test program (VTest)
Berry et al. Nonasymptotic significance tests for two measures of agreement
Cota et al. A cat tool for frequency-domain testing and diagnosis on analog
Rath et al. Generation of Constraint Random Transactions for Verification of Mixed-Signal Blocks
US20190392103A1 (en) Error Detection Technique Based on Identifying Data Trend Issues