[go: up one dir, main page]

Toumazou et al., 1990 - Google Patents

ISAID-a methodology for automated analog IC design

Toumazou et al., 1990

Document ID
353067931282577136
Author
Toumazou C
Makris C
Berrah C
Publication year
Publication venue
IEEE International Symposium on Circuits and Systems

External Links

Snippet

A methodology called ISAID for the automated generation of analog integrated circuit designs is presented. The methodology makes use of a hierarchical design procedure to break down the required system specifications into transistor descriptions. The methodology …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B17/00—Systems involving the use of models or simulators of said systems
    • G05B17/02—Systems involving the use of models or simulators of said systems electric
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering

Similar Documents

Publication Publication Date Title
Maulik et al. Integer programming based topology selection of cell-level analog circuits
KR930011055B1 (en) LAYOUT PATTERN MANUFACTURING METHOD AND APPARATUS FOR MANUFACTURING A Semiconductor Integrated Circuit
Toumazou et al. ISAID-a methodology for automated analog IC design
JPH06260380A (en) Semiconductor production system
US20200050724A1 (en) Method for comprehensive integration verification of mixed-signal circuits
Graupner et al. Generator based approach for analog circuit and layout design and optimization
JP3672336B2 (en) Method for generating a test plan for an analog integrated circuit
US5673199A (en) Computer aided reuse tool
Beenker et al. Analog CAD for consumer ICs
Gerlach et al. A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example
Koza et al. Evolution using genetic programming of a low-distortion, 96 decibel operational amplifier
Iskander et al. Automatic DC operating point computation and design plan generation for analog IPs
Stefanovic et al. Procedural analog design (PAD) tool
Jongsma et al. An open design tool for analog circuits
US11042682B2 (en) Analog design tool having a cell set, and related methods
Huang et al. Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits
Makris et al. CHIPAIDE: A new approach to analogue integrated circuit design
US6727747B2 (en) Method for reusing resource for designing operational amplifier, layout generating apparatus, and layout generating program
Andre et al. On the theory of designing circuits using genetic programming and a minimum of domain knowledge
EP4118554A1 (en) Analogue circuit design
Gupta et al. KANSYS: A CAD tool for analog circuit synthesis
Toumazou et al. A methodology for automated generation of analogue integrated circuits
Balkir et al. Evolution based synthesis of analog integrated circuits and systems
CN100458798C (en) Method for testing an electric circuit
Chang A top-down, constraint-driven design methodology for analog integrated circuits