[go: up one dir, main page]

Shreya et al., 2020 - Google Patents

Computing-in-memory architecture using energy-efficient multilevel voltage-controlled spin-orbit torque device

Shreya et al., 2020

Document ID
3496832838213766820
Author
Shreya S
Jain A
Kaushik B
Publication year
Publication venue
IEEE Transactions on Electron Devices

External Links

Snippet

Conventional von Neumann architecture suffers from data trafficking and power hungriness between memory and processing units. Recent architectures escalating to overcome these limitations are near-memory architecture (NMA) and computing-in-memory (CiM) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/18—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using Hall-effect devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/22—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including components using galvano-magnetic effects, e.g. Hall effects; using similar magnetic field effects
    • H01L27/222—Magnetic non-volatile memory structures, e.g. MRAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details

Similar Documents

Publication Publication Date Title
Shreya et al. Computing-in-memory architecture using energy-efficient multilevel voltage-controlled spin-orbit torque device
Fong et al. Spin-transfer torque memories: Devices, circuits, and systems
Guo et al. Spintronics for energy-efficient computing: An overview and outlook
Zhang et al. Stateful reconfigurable logic via a single-voltage-gated spin hall-effect driven magnetic tunnel junction in a spintronic memory
Parveen et al. HielM: Highly flexible in-memory computing using STT MRAM
Mahmoudi et al. Implication logic gates using spin-transfer-torque-operated magnetic tunnel junctions for intrinsic logic-in-memory
Shreya et al. Modeling of voltage-controlled spin–orbit torque MRAM for multilevel switching application
Zhao et al. Domain wall shift register-based reconfigurable logic
Fan et al. Design and synthesis of ultralow energy spin-memristor threshold logic
Yang et al. Exploiting spin-orbit torque devices as reconfigurable logic for circuit obfuscation
He et al. Exploring STT-MRAM based in-memory computing paradigm with application of image edge extraction
Wang et al. Design of an area-efficient computing in memory platform based on STT-MRAM
EP2820651A2 (en) Multi-free layer mtj and multi-terminal read circuit with concurrent and differential sensing
Xiao et al. Energy and performance benchmarking of a domain wall-magnetic tunnel junction multibit adder
Mahmoudi et al. Reliability analysis and comparison of implication and reprogrammable logic gates in magnetic tunnel junction logic circuits
Shreya et al. Computing-in-memory using voltage-controlled spin-orbit torque based MRAM array
Nehra et al. High-performance computing-in-memory architecture using STT-/SOT-based series triple-level cell MRAM
Agrawal et al. Magnetoresistive circuits and systems: Embedded non-volatile memory to crossbar arrays
Yu et al. Design exploration of emerging nano-scale non-volatile memory
Sharma et al. Enabling robust SOT-MTJ crossbars for machine learning using sparsity-aware device-circuit co-design
Zhao et al. Racetrack memory based reconfigurable computing
Narla et al. Design of a compact spin-orbit-torque-based ternary content addressable memory
Narla et al. Modeling and design for magnetoelectric ternary content addressable memory (TCAM)
Angizi et al. Energy efficient in-memory computing platform based on 4-terminal spin Hall effect-driven domain wall motion devices
Parveen et al. IMCS2: Novel device-to-architecture co-design for low-power in-memory computing platform using coterminous spin switch