[go: up one dir, main page]

Mallela et al., 2016 - Google Patents

Building a 1588 system solution—Key learnings

Mallela et al., 2016

Document ID
3276012027549843674
Author
Mallela C
Choo Y
Bridgers V
Publication year
Publication venue
2016 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS)

External Links

Snippet

The Intel-PSG division focused on FPGAs, has always delivered the hardware Intellectual Property (IP) cores that include both soft cores (synthesizable code) and hard cores (already routed and supplied with the FPGA), that can integrate well with firmware and application …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0658—Clock or time synchronisation among packet nodes
    • H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
    • H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0697—Synchronisation in a packet node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing packet switching networks
    • H04L43/08—Monitoring based on specific metrics
    • H04L43/0852—Delays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00—Arrangements for maintenance or administration or management of packet switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Similar Documents

Publication Publication Date Title
KR102652569B1 (en) Implementation of PHY-level hardware timestamping and time synchronization in cost-optimized environments
US11476928B2 (en) TDMA networking using commodity NIC/switch
Serrano et al. The white rabbit project
Aslam et al. Hardware efficient clock synchronization across Wi-Fi and Ethernet-based network using PTP
US10404608B2 (en) Systems, devices, and methods for low-jitter communication over a packet-switched network
EP2817902B1 (en) Method and network node for processing a precision time protocol
Han et al. A practical implementation of IEEE 1588-2008 transparent clock for distributed measurement and control systems
Watt et al. Understanding and applying precision time protocol
Kannan et al. Precise time-synchronization in the data-plane using programmable switching asics
US8964790B2 (en) Communication apparatus
US8929405B2 (en) Method and apparatus for optimizing packet timing transport
US20120275501A1 (en) Pluggable synchronization clocks, networks, systems and methods related thereto
WO2019174554A1 (en) Time delay compensation method and device
CN112994819B (en) Message processing method for clock synchronization, clock synchronization method and device
US20170272190A1 (en) Time synchronization method and apparatus for network devices and time synchronization server
WO2008098450A1 (en) A method, a system and a device for implementing time synchronization in communication network
Ahmed et al. A survey on high-precision time synchronization techniques for optical datacenter networks and a zero-overhead microsecond-accuracy solution
Flatt et al. An FPGA based cut-through switch optimized for one-step PTP and real-time Ethernet
Mallela et al. Building a 1588 system solution—Key learnings
Ganz et al. Improving EtherCAT master-slave synchronization precision using PTCP embedded in EtherCAT frames: A proof-of-concept
Martínek et al. White Paper: Timestamping and Clock Synchronisation in P4-Programmable Platforms
EP3080933A1 (en) Method and devices for synchronization using linear programming
Freire et al. Testbed evaluation of distributed radio timing alignment over Ethernet fronthaul networks
CN116346272A (en) IEEE802.1AS clock synchronization system based on cooperation of PS end and PL end of Xilinx
Chowdhury Packet Timing: Precision Time Protocol