[go: up one dir, main page]

Lyuboslavsky et al., 2000 - Google Patents

Design of databus charge recovery mechanism

Lyuboslavsky et al., 2000

Document ID
3192745458255538388
Author
Lyuboslavsky V
Bishop B
Narayanan V
Irwin M
Publication year
Publication venue
Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No. 00TH8541)

External Links

Snippet

We present a design for a charge recovery databus. Previous works have laid the groundwork for our design, presenting the theory that would make adiabatic circuit techniques useful. During a shorting period, the charge is transferred from the falling bit …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements

Similar Documents

Publication Publication Date Title
Gupta et al. Design of high speed and low power 4-bit comparator using FGMOS
Lyuboslavsky et al. Design of databus charge recovery mechanism
CN100533369C (en) Comparison circuit and method
Fahim et al. Low-power high-performance arithmetic circuits and architectures
Karthik An efficient design approach of BCD to excess-3 code converter based on QCA
Sudheer et al. Design and implementation of embedded logic flip-flop for low power applications
Venkataiah et al. A comparative study of interconnect circuit techniques for energy efficient on-chip interconnects
Krishnaveni et al. Design Analysis & Implementation of a New Reversible Ciirc Gate
Sanapala et al. Implementation of Sequence Detector using Optimized GDI Technique
Jou et al. Low-power globally asynchronous locally synchronous design using self-timed circuit technology
Di et al. Energy-aware multiplier design in multi-rail encoding logic
Keote et al. Design and implementation of low power multiplier using proposed two phase clocked adiabatic static CMOS logic circuit
CN109861685A (en) A full subtractor realized by three-phase dual-rail precharge logic
Kharwar et al. Design & Comparison of 32-bit CSLA with Hybrid Logic
Moradi et al. New current-mode ternary full adder circuits based on carbon nanotube field effect transistor technology
Dubey et al. Comparison between Serial Adder and Parallel Adder
US6990509B2 (en) Ultra low power adder with sum synchronization
Sulistyo et al. 5 GHz pipelined multiplier and MAC in 0.18/spl mu/m complementary static CMOS
Kennedy et al. Performance Analysis of a Low Power and High Speed Carry Select Adder
Chugh et al. A novel adiabatic technique for energy efficient logic circuits design
Singh Design & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology
Kumaran et al. Enhancing the efficiency of carry skip adder using MBFA-10T
Chiwandea et al. VLSI Design of Low Power 4 Bit Magnitude Comparator Using GDI Technique
Ravindran et al. Efficiency and Speed Trade-Offs in 8-Bit CMOS Adders at 180nm: An In-Depth Examination
Akshatha et al. Low Power Carry Skip Adder Design using Full Swing GDI Technique