[go: up one dir, main page]

Gonsiorowski et al., 2012 - Google Patents

Modeling large scale circuits using massively parallel discrete-event simulation

Gonsiorowski et al., 2012

View PDF
Document ID
2918786844519003290
Author
Gonsiorowski E
Carothers C
Tropper C
Publication year
Publication venue
2012 ieee 20th international symposium on modeling, analysis and simulation of computer and telecommunication systems

External Links

Snippet

As computing systems grow to exascale levels of performance, the smallest elements of a single processor can greatly affect the entire computer system (eg its power consumption). As future generations of processors are developed, simulation at the gate level is necessary …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3457—Performance evaluation by simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring

Similar Documents

Publication Publication Date Title
Pellauer et al. HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing
US20150095008A1 (en) Extension cache coherence protocol-based multi-level coherency domain simulation verification and test method
EP1349092A2 (en) A hardware acceleration system for logic simulation
Gonsiorowski et al. Modeling large scale circuits using massively parallel discrete-event simulation
IL154481A (en) Vcd-on-demand debug system and method
López-Paradís et al. Fast behavioural RTL simulation of 10B transistor SoC designs with metro-mpi
Atitallah et al. An MPSoC performance estimation framework using transaction level modeling
CN111105341B (en) Framework method for solving computational fluid dynamics with low power consumption and high operational performance
Su et al. Clock skew minimization in multi-voltage mode designs using adjustable delay buffers
Cox Ritsim: Distributed systemc simulation
Zhu et al. Parallel logic simulation of million-gate VLSI circuits
JP2006268873A (en) Hardware acceleration system for functional simulation
Konas et al. Synchronous parallel discrete event simulation on shared-memory multiprocessors
Heirman et al. Synthetic traffic generation as a tool for dynamic interconnect evaluation
Jerraya et al. Performance evaluation methods for multiprocessor system-on-chip design
Brady et al. Counterexample-guided SMT-driven optimal buffer sizing
Guerre et al. Approximate-timed transactional level modeling for mpsoc exploration: A network-on-chip case study
Lewis Hardware accelerators for timing simulation of VLSI digital circuits
Takasaki et al. HAL II: A mixed level hardware logic simulation system
Banerjee et al. Multi-stage parallel processing of design element access tasks in FPGA-based logic emulation systems
Ogras et al. Energy-guided exploration of on-chip network design for exa-scale computing
Sam et al. An overview of design space exploration of cache memory
Vartziotis et al. Test-access-mechanism optimization for multi-Vdd SoCs
Krishnaiah et al. Fastfwd: An efficient hardware acceleration technique for trace-driven network-on-chip simulation
Van Chu et al. KNoCEmu: High speed FPGA emulator for kilo-node scale NoCs