Staszewski et al., 2004 - Google Patents
All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOSStaszewski et al., 2004
View PDF- Document ID
- 2817679722164078119
- Author
- Staszewski R
- Muhammad K
- Leipold D
- Hung C
- Ho Y
- Wallberg J
- Fernando C
- Maggio K
- Staszewski R
- Jung T
- Koh J
- John S
- Deng I
- Sarda V
- Moreira-Tamayo O
- Mayega V
- Katz R
- Friedman O
- Eliezer O
- De-Obaldia E
- Balsara P
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
We present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process. The transceiver is architectured from the ground up to be compatible with digital deep-submicron CMOS processes and be readily integrated with a digital baseband …
- 238000000034 method 0 abstract description 51
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
- H04B1/28—Circuits for superheterodyne receivers the receiver comprising at least one semiconductor device having three or more electrodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0007—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at radiofrequency or intermediate frequency stage
- H04B1/0025—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at radiofrequency or intermediate frequency stage using a sampling rate lower than twice the highest frequency component of the sampled signal
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/006—Demodulation of angle-, frequency- or phase- modulated oscillations by sampling the oscillations and further processing the samples, e.g. by computing techniques
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/38—Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/0014—Carrier regulation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/16—Multiple-frequency-changing
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Staszewski et al. | All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS | |
| Staszewski et al. | All-digital PLL and transmitter for mobile phones | |
| Muhammad et al. | Digital RF processing: Toward low-cost reconfigurable radios | |
| Liu et al. | An ultra-low power 1.7-2.7 GHz fractional-N sub-sampling digital frequency synthesizer and modulator for IoT applications in 40 nm CMOS | |
| Lee et al. | A low-noise wideband digital phase-locked loop based on a coarse–fine time-to-digital converter with subpicosecond resolution | |
| Siriburanon et al. | A 2.2 GHz-242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture | |
| Staszewski et al. | All-digital frequency synthesizer in deep-submicron CMOS | |
| US7570182B2 (en) | Adaptive spectral noise shaping to improve time to digital converter quantization resolution using dithering | |
| Markulic et al. | A DTC-based subsampling PLL capable of self-calibrated fractional synthesis and two-point modulation | |
| CN104836580B (en) | Arbitrary phase trajectory frequency synthesizer | |
| Staszewski et al. | Spur-free multirate all-digital PLL for mobile phones in 65 nm CMOS | |
| US7920081B2 (en) | Digital phase locked loop with dithering | |
| CN102414980B (en) | Digital phase-locked loop with two-point modulation using an accumulator and a phase-to-digital converter | |
| Liu et al. | A DPLL-centric Bluetooth low-energy transceiver with a 2.3-mW interference-tolerant hybrid-loop receiver in 65-nm CMOS | |
| US20100135368A1 (en) | Upsampling/interpolation and time alignment mechanism utilizing injection of high frequency noise | |
| McMahill et al. | A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated/spl Sigma/-/spl delta/frequency synthesizer | |
| Venerus et al. | A TDC-free mostly-digital FDC-PLL frequency synthesizer with a 2.8-3.5 GHz DCO | |
| Staszewski | Digitally intensive wireless transceivers | |
| Byun et al. | A low-power CMOS Bluetooth RF transceiver with a digital offset canceling DLL-based GFSK demodulator | |
| Hu et al. | A type-II phase-tracking receiver | |
| Lachartre et al. | 7.5 A TCXO-less 100Hz-minimum-bandwidth transceiver for ultra-narrow-band sub-GHz IoT cellular networks | |
| Ding et al. | A Bluetooth 5 transceiver with a phase-tracking RX and its corresponding digital baseband in 40-nm CMOS | |
| Chen et al. | A low-power 2.4-GHz CMOS GFSK transceiver with a digital demodulator using time-to-digital conversion | |
| Staszewski et al. | Digital RF processor (DRP/spl trade/) for cellular phones | |
| Zhang et al. | A 3.7-mW 2.4-GHz phase-tracking GFSK receiver with BBPLL-based demodulation |