Koanantakool, 1978 - Google Patents
Implementation of ternary identity cells using cmos integrated circuitsKoanantakool, 1978
- Document ID
- 2739720996834344137
- Author
- Koanantakool H
- Publication year
- Publication venue
- Electronics Letters
External Links
Snippet
Most of the ternary operators recently described are based on the identity cell and realised by cmos integrated circuits. Three simpler designs of the identity cell are presented here: the 2-transistor inverter, the improved-speed 6-transistor cell and the all-cmos micropower cell …
- 230000014509 gene expression 0 description 6
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/086—Emitter coupled logic
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using bipolar transistors
- H03K17/62—Switching arrangements with several input- or output-terminals
- H03K17/6257—Switching arrangements with several input- or output-terminals with several inputs only combined with selecting means
- H03K17/6264—Switching arrangements with several input- or output-terminals with several inputs only combined with selecting means using current steering means
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0800272B1 (en) | Periodic Waveform generating circuit | |
Wang et al. | Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13/spl mu/m Cu-interconnection/low-k CMOS technology | |
US6323709B1 (en) | High-speed, compact, edge-triggered, flip-flop circuit | |
Koanantakool | Implementation of ternary identity cells using cmos integrated circuits | |
US5664211A (en) | Null convention threshold gate | |
US6900658B1 (en) | Null convention threshold gate | |
US3622812A (en) | Bipolar-to-mos interface stage | |
KR930024295A (en) | "Complementary metal oxide semiconductor (cmos) -emitter coupled logic (ECL)" translators with integrated latches | |
Gu et al. | 18 GHz low-power CMOS static frequency divider | |
WO1991015060A1 (en) | High speed logic and memory family using ring segment buffer | |
Livingstone et al. | Capacitor coupling of GaAs defletion-mode fets | |
JPH0637601A (en) | Static edge-triggered d-flip-flop of low power consumption | |
Wong et al. | A 1 V CMOS digital circuits with double-gate-driven MOSFET | |
GB1570666A (en) | Logic circuits | |
Baechtold | A flip-flop and logic gate with Josephson junctions | |
Oklobdzija | An ECL gate with improved speed and low power in a BiCMOS process | |
US3560766A (en) | High speed logic element | |
US4484310A (en) | Static noninverting memory cell for one propagation delay memory circuits | |
Douseki et al. | A 0.3 V 3.6 GHz 0.3 mW frequency divider with differential ED-CMOS/SOI circuit technology | |
Rodgers et al. | Short-channel V-groove MOS (VMOS) logic | |
Maezawa et al. | Flexible and reduced-complexity logic circuits implemented with resonant tunneling transistors | |
JPS54114056A (en) | Ternary logic circuit | |
Xia et al. | Design of nMOS quaternary flip-flops and their applications | |
Maguire et al. | From a fuzzy flip-flop to a MVL flip-flop | |
SU1457149A1 (en) | Output stage of pulse shaper |