[go: up one dir, main page]

Latif et al., 2018 - Google Patents

An Autonomic NoC Architecture Using Heuristic Technique for Virtual-Channel Sharing

Latif et al., 2018

Document ID
2693904670941920701
Author
Latif K
Rahmani A
Seceleanu T
Tenhunen H
Publication year
Publication venue
Autonomic Networking-on-Chip

External Links

Snippet

CONTENTS 3.1 Introduction:::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 48 3.2 Background::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::: 51 3.3 Resource utilization analysis:::::::::::::::::::::::::::::::::::::::::::::: 523.3. 1 Link load analysis::::::::::::::::::::::::::::::::::::::::::::::::: 52 …
Continue reading at www.taylorfrancis.com (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/103—Switching fabric construction using shared central buffer, shared memory, e.g. time switching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3009—Header conversion, routing tables or routing tags
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Similar Documents

Publication Publication Date Title
Latif et al. PVS-NoC: Partial virtual channel sharing NoC architecture
US8379659B2 (en) Performance and traffic aware heterogeneous interconnection network
Tran et al. Achieving high-performance on-chip networks with shared-buffer routers
US8014401B2 (en) Electronic device and method of communication resource allocation
CN102185751B (en) One-cycle router on chip based on quick path technology
US20070047444A1 (en) Method for managing a plurality of virtual links shared on a communication line and network implementing the method
CN105871742A (en) Adaptive router in NoC (network-on-chip) on basis of virtual output queue mechanism
Hu et al. Power-efficient tree-based multicast support for networks-on-chip
Daneshtalab et al. Memory-efficient on-chip network with adaptive interfaces
Yin et al. Energy-efficient time-division multiplexed hybrid-switched noc for heterogeneous multicore systems
CN102523764A (en) Relay device
Neishaburi et al. Reliability aware NoC router architecture using input channel buffer sharing
Rahmani et al. Lastz: An ultra optimized 3d networks-on-chip architecture
Wang et al. Flexible and efficient QoS provisioning in AXI4-based network-on-chip architecture
Xin et al. A low-latency NoC router with lookahead bypass
Su et al. A highly efficient dynamic router for application-oriented network on chip
Ebrahimi et al. A high-performance network interface architecture for NoCs using reorder buffer sharing
Latif et al. Partial virtual channel sharing: a generic methodology to enhance resource management and fault tolerance in networks-on-chip
Parane et al. LBNoC: design of low-latency router architecture with lookahead bypass for network-on-chip using FPGA
Latif et al. An Autonomic NoC Architecture Using Heuristic Technique for Virtual-Channel Sharing
Escudero-Sahuquillo et al. FBICM: Efficient congestion management for high-performance networks using distributed deterministic routing
Rezaei et al. Fault-tolerant 3-D network-on-chip design using dynamic link sharing
Latif et al. Enhancing performance of noc-based architectures using heuristic virtual-channel sharing approach
Latif et al. Performance evaluation of modern network-on-chip router architectures
Latif et al. A novel topology-independent router architecture to enhance reliability and performance of networks-on-chip