[go: up one dir, main page]

Kumar et al., 1990 - Google Patents

A transputer-based extended hypercube

Kumar et al., 1990

View PDF
Document ID
2364315103543913310
Author
Kumar J
Patnaik L
Prasad D
Publication year
Publication venue
Microprocessing and microprogramming

External Links

Snippet

Abstract The Extended Hypercube is a new approach in multiprocessor architectures, which reduces the communication burden on the processor elements. We propose a scheme for implementing such an architecture using INMOS transputers as the processor and controller …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356Indirect interconnection networks
    • G06F15/17368Indirect interconnection networks non hierarchical topologies
    • G06F15/17381Two dimensional, e.g. mesh, torus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G06F15/17343Direct connection machines, e.g. completely connected computers, point to point communication networks wherein the interconnection is dynamically configurable, e.g. having loosely coupled nearest neighbor architecture
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored programme computers
    • G06F15/80Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023Two dimensional arrays, e.g. mesh, torus
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061Partitioning or combining of resources
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored programme computers
    • G06F15/78Architectures of general purpose stored programme computers comprising a single central processing unit

Similar Documents

Publication Publication Date Title
Wittie Communication structures for large networks of microcomputers
Berger et al. A partitioning strategy for nonuniform problems on multiprocessors
Siegel et al. A survey of interconnection methods for reconfigurable parallel processing systems
Siegel The theory underlying the partitioning of permutation networks
Siegel et al. Using the multistage cube network topology in parallel supercomputers
EP1374360A1 (en) Fault tolerance in a supercomputer through dynamic repartitioning
Siegel et al. Using the augmented data manipulator network in PASM
EP1222557B1 (en) Network topology for a scalable multiprocessor system
Bokhari Multiphase complete exchange on Paragon, SP2, and CS-2
Lin et al. Performance evaluation of the CM-5 interconnection network
Eckhouse et al. Issues in distributed processing-An overview of two workshops
Ponnusamy et al. Scheduling regular and irregular communication patterns on the CM-5
Kumar et al. A transputer-based extended hypercube
Liszka et al. Is an alligator better than an armadillo?[interconnection networks]
CN101320363A (en) Method and apparatus for connecting multiple multimode processors
EP3948562B1 (en) Embedding rings on a toroid computer network
Ma et al. The architecture of replica: A special-purpose computer system for active multi-sensory perception of 3-dimentional objects
Christara et al. An efficient transposition algorithm for distributed memory computers
Stanfill Communications architecture in the Connection Machine system
Tomboulian Introduction to a system for implementing Neural Net connections on SIMD architectures
Baker et al. Simulation of enhanced meshes with MASC, a MSIMD model
McMillen et al. MIMD machine communication using the augmented data manipulator network
Siegel et al. An introduction to the multistage cube family of interconnection networks
Smith et al. An emulator network for SIMD machine interconnection networks
CN104717111B (en) A kind of extension exchanges cubical internet system