[go: up one dir, main page]

Shacham et al., 2007 - Google Patents

On the design of a photonic network-on-chip

Shacham et al., 2007

View PDF
Document ID
2132606912353850425
Author
Shacham A
Bergman K
Carloni L
Publication year
Publication venue
First International Symposium on Networks-on-Chip (NOCS'07)

External Links

Snippet

Recent remarkable advances in nanoscale silicon-photonic integrated circuitry specifically compatible with CMOS fabrication have generated new opportunities for leveraging the unique capabilities of optical technologies in the on-chip communications infrastructure …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Application specific switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
    • H04Q11/0005—Switch and router aspects

Similar Documents

Publication Publication Date Title
Shacham et al. On the design of a photonic network-on-chip
Shacham et al. Photonic networks-on-chip for future generations of chip multiprocessors
Shacham et al. Photonic NoC for DMA communications in chip multiprocessors
US8340517B2 (en) Systems and methods for on-chip data communication
Ye et al. 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip
Ye et al. A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip
Shacham et al. The case for low-power photonic networks on chip
Petracca et al. Design exploration of optical interconnection networks for chip multiprocessors
CN106662710B (en) An on-chip optical interconnection structure and network
Mo et al. A hierarchical hybrid optical-electronic network-on-chip
Shacham et al. Building ultralow-latency interconnection networks using photonic integration
Fusella et al. H 2 ONoC: A hybrid optical–electronic NoC based on hybrid topology
Ye et al. 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Wang et al. Nanophotonic optical interconnection network architecture for on-chip and off-chip communications
Chan et al. Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications
Petracca et al. Photonic NoCs: System-level design exploration
Yao et al. Toward a high-performance and low-loss Clos–Benes-based optical network-on-chip architecture
Koohi et al. Scalable architecture for a contention-free optical network on-chip
Bahirat et al. Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors
Jokar et al. Baldur: A power-efficient and scalable network using all-optical switches
Koohi et al. Towards a scalable, low-power all-optical architecture for networks-on-chip
Binkert et al. Optical high radix switch design
Petracca et al. Photonic networks-on-chip: Opportunities and challenges
Liu et al. Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip
Bergman et al. On-chip photonic communication for high-performance multi-core processors