[go: up one dir, main page]

Matsuoka et al., 2018 - Google Patents

High signal integrity transmission line using microchip capacitors and its design methodology

Matsuoka et al., 2018

Document ID
1837331639977056856
Author
Matsuoka S
Yasunaga M
Publication year
Publication venue
2018 7th Electronic System-Integration Technology Conference (ESTC)

External Links

Snippet

In the high-speed data transmissions in GHz domain, such as PCIe (Gen. 5) and USB 5.0, slight impedance mismatching caused by via-holes and/or through-holes, or other small parasiticelements in the traces in printed circuit board (PCBs) causes serious deterioration …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295

Similar Documents

Publication Publication Date Title
Wu et al. Overview of signal integrity and EMC design technologies on PCB: Fundamentals and latest progress
Hall High-speed digital system design—A handbook of interconnect theory and design practices
US5566083A (en) Method for analyzing voltage fluctuations in multilayered electronic packaging structures
US20120215515A1 (en) Printed circuit board via model design for high frequency performance
WO2001017111A9 (en) A system and method for analyzing simultaneous switching noise
CN101546353A (en) Apparatus, method and program for design validity verification of electronic circuit board with regard to power supply noise suppression
Matsuoka et al. High signal integrity transmission line using microchip capacitors and its design methodology
Bogatin Bogatin’s practical guide to transmission line design and characterization for signal integrity applications
US7504587B2 (en) Parallel wiring and integrated circuit
Duan et al. EM emission of differential signals across connected printed circuit boards in the GHz range
US20060167666A1 (en) Method for extracting the equivalent model of couple transmission line in high-speed circuit
US8104013B2 (en) Design method of semiconductor package substrate to cancel a reflected wave
Cho et al. Novel optimization methodology of design parameters in high-speed differential via for PCIe Gen5 channels based on particle swarm optimization algorithm
Hsu et al. Design of reflectionless vias using neural network-based approach
Lin et al. Fast and accurate yield rate prediction of PCB embedded common-mode filter with artificial neural network
Takahiko et al. High Signal Integrity Transmission Line Using Microchip Capacitors and Inductors
Bai et al. Analysis of power-via-induced quasi-quarter-wavelength resonance to reduce crosstalk
Win et al. A frequency-domain high-speed bus signal integrity compliance model: Design methodology and implementation
Dahl et al. On the upper bound of total uncorrelated crosstalk in large through silicon via arrays
Inoue et al. Signal integrity evaluation of segmental transmission line under real-world application
Sayegh et al. Neural network based model for radiated emissions prediction from high speed PCB traces
Lin et al. A novel model extraction algorithm for reconstruction of coupled transmission lines in high-speed digital system
Chernikova et al. Analytical Models for Calculating the Time Response of Two-Conductor Asymmetric Transmission Lines
Soorya Krishna et al. Impedance Matching in Multi-Layer Interconnect Structures to Minimize Signal Reflections in High Speed Applications
SureshKumar et al. Signal Integrity Measurement Issue Debugging for HDMI2. 1 CRLS Topology: A Case Study