[go: up one dir, main page]

Scott et al., 2006 - Google Patents

The blackwidow high-radix clos network

Scott et al., 2006

View PDF
Document ID
18104868361625166955
Author
Scott S
Abts D
Kim J
Dally W
Publication year
Publication venue
ACM SIGARCH Computer Architecture News

External Links

Snippet

This paper describes the radix-64 folded-Clos network of the Cray BlackWidow scalable vector multiprocessor. We describe the BlackWidow network which scales to 32K processors with a worstcase diameter of seven hops, and the underlying high-radix router …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection; Overload protection
    • H04L49/505—Corrective Measures, e.g. backpressure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Scott et al. The blackwidow high-radix clos network
US8184626B2 (en) High-radix interprocessor communications system and method
US11677662B2 (en) FPGA-efficient directional two-dimensional router
Kim et al. Flattened butterfly: a cost-efficient topology for high-radix networks
Alverson et al. Cray XC series network
EP3298740B1 (en) Directional two-dimensional router and interconnection network for field programmable gate arrays
Derradji et al. The BXI interconnect architecture
Liao et al. High performance interconnect network for Tianhe system
Blumrich et al. Exploiting idle resources in a high-radix switch for supplemental storage
Correa et al. Ultra-low latency communication channels for FPGA-based HPC cluster
Ahmed et al. Increasing interposer utilization: A scalable, energy efficient and high bandwidth multicore-multichip integration solution
Lei et al. Galaxyfly: A novel family of flexible-radix low-diameter topologies for large-scales interconnection networks
Dai et al. A scalable and resilient microarchitecture based on multiport binding for high-radix router design
Yang et al. SDPR: Improving latency and bandwidth in on-chip interconnect through simultaneous dual-path routing
Beldachi et al. Configurable router design for dynamically reconfigurable systems based on the SoCWire NoC
Chemli et al. Architecture and performances comparison of Network on chip router for hierarchical mesh topology
Lee et al. Design of a feasible on-chip interconnection network for a chip multiprocessor (cmp)
Effiong et al. Exploration of a scalable and power-efficient asynchronous Network-on-Chip with dynamic resource allocation
Bahn et al. Design of a router for network-on-chip
Langar et al. Virtual channel router architecture for network on chip with adaptive inter-port buffers sharing
Rahmani et al. An efficient hybridization scheme for stacked mesh 3D NoC architecture
Bahn et al. Efficient parallel buffer structure and its management scheme for a robust network-on-chip (noc) architecture
Underwood et al. Exploiting communication and packaging locality for cost-effective large scale networks
Ammendola et al. Low latency network and distributed storage for next generation HPC systems: the ExaNeSt project
John et al. A novel energy efficient source routing for mesh NoCs