[go: up one dir, main page]

Li et al., 2024 - Google Patents

Dynamic Cache Partitioning for Enhancing Parallel I/O Performance in NVMe SSDs

Li et al., 2024

Document ID
17634259921586586339
Author
Li Z
Li G
Cao S
Yin S
Ruan X
Publication year
Publication venue
2024 International Conference on Networking, Architecture and Storage (NAS)

External Links

Snippet

Solid State Drive cache, implemented as on-board shared DRAM memory, can significantly enhance 110 performance by caching frequently accessed data. Although SSD caching strategies for single 110 data flows have been extensively explored, studies on cache …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Free address space management in non-volatile memory
    • G06F12/0246—Free address space management in non-volatile memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601—Dedicated interfaces to storage systems
    • G06F3/0602—Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601—Dedicated interfaces to storage systems
    • G06F3/0668—Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601—Dedicated interfaces to storage systems
    • G06F3/0628—Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0638—Organizing or formatting or addressing of data
    • G06F3/064—Management of blocks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/28—Using a specific disk cache architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Similar Documents

Publication Publication Date Title
Min et al. {eZNS}: An elastic zoned namespace for commodity {ZNS}{SSDs}
Li et al. A performance & power comparison of modern high-speed dram architectures
Mutlu Memory scaling: A systems architecture perspective
Kaseridis et al. Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era
Park et al. Exploiting internal parallelism of flash-based SSDs
CN105103144B (en) Apparatus and method for adaptive control of memory
US8738875B2 (en) Increasing memory capacity in power-constrained systems
EP3807773B1 (en) Method and apparatus for using a storage system as main memory
WO2016160165A1 (en) Cost optimized single level cell mode non-volatile memory for multiple level cell mode non-volatile memory
EP4291989B1 (en) Effective dram interleaving for asymmetric size channels or ranks while supporting improved partial array self-refresh
Jung Exploring parallel data access methods in emerging non-volatile memory systems
US20220083280A1 (en) Method and apparatus to reduce latency for random read workloads in a solid state drive
CN110888592A (en) Request scheduling method and system based on intelligent parallel resource utilization of delay SSD system
Li et al. Dynamic Cache Partitioning for Enhancing Parallel I/O Performance in NVMe SSDs
CN105103138B (en) In-line memory Managed Solution for applying in real time
US11138123B2 (en) Local cache size control in a storage array
CN106874106A (en) One kind hosts bank partitioning method and devices
Li et al. Dma-assisted i/o for persistent memory
US8250296B2 (en) System and method for information handling system memory page mapping optimization
Liu et al. RBC: A memory architecture for improved performance and energy efficiency
US11797183B1 (en) Host assisted application grouping for efficient utilization of device resources
Li et al. Optimizing parallel I/O performance in NVMe SSDs by Dynamic cache partitioning
KR20240162226A (en) Scheduling method for input/output request and storage device
CN105204775B (en) Electronic device and data writing method
Li et al. Maximizing bandwidth management FTL based on read and write asymmetry of flash memory