[go: up one dir, main page]

Chen et al., 2012 - Google Patents

Asymmetric aging and workload sensitive bias temperature instability sensors

Chen et al., 2012

Document ID
17471313374418826278
Author
Chen M
Reddy V
Krishnan S
Srinivasan V
Cao Y
Publication year
Publication venue
IEEE Design & Test of Computers

External Links

Snippet

Asymmetric aging under different workload profiles requires on-chip aging sensors to be sensitive to signal edge degradation. The authors in this paper present a 45-nm on-chip aging sensor that directly monitors circuit performance degradation during dynamic …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Similar Documents

Publication Publication Date Title
Nose et al. A 1-ps resolution jitter-measurement macro using interpolated jitter oversampling
Chen et al. Asymmetric aging and workload sensitive bias temperature instability sensors
Cho et al. Postsilicon voltage guard-band reduction in a 22 nm graphics execution core using adaptive voltage scaling and dynamic power gating
JP5016060B2 (en) A device for on-chip phase error measurement to determine jitter in a phase-locked loop.
US8330478B2 (en) Operating parameter monitoring circuit and method
US8203368B2 (en) DLL for period jitter measurement
Bowman et al. All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control
Levine et al. Online measurement of timing in circuits: For health monitoring and dynamic voltage & frequency scaling
Kang et al. On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures
Drake et al. Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor
Chen et al. A TDC-based test platform for dynamic circuit aging characterization
An et al. All-digital on-chip process sensor using ratioed inverter-based ring oscillator
Chan et al. A deep sub-micron timing measurement circuit using a single-stage Vernier delay line
Saneyoshi et al. A precise-tracking NBTI-degradation monitor independent of NBTI recovery effect
Simevski et al. Low-complexity integrated circuit aging monitor
Bowman et al. Dynamic variation monitor for measuring the impact of voltage droops on microprocessor clock frequency
Xu et al. A high-resolution nanosecond-scale on-chip voltage sensor for FPGA applications
US20090063061A1 (en) Monitoring degradation of circiut speed
Rossi et al. Recycled IC detection through aging sensor
Chen et al. Aging sensors for workload centric guardbanding in dynamic voltage scaling applications
US7508250B1 (en) Testing for normal or reverse temperature related delay variations in integrated circuits
Jang et al. On-chip aging prediction circuit in nanometer digital circuits
Feldman et al. Voltage Level Detection for Near-V TH Computing
Suresh et al. Fine grained wearout sensing using metastability resolution time
Alidash et al. On-chip nbti and pbti tracking through an all-digital aging monitor architecture