Biolek et al., 2015 - Google Patents
Memristor model for massively-parallel computationsBiolek et al., 2015
- Document ID
- 1730074814867995598
- Author
- Biolek D
- Biolkova V
- Kolka Z
- Publication year
- Publication venue
- 2015 International Conference on Computing, Communication and Security (ICCCS)
External Links
Snippet
The model of memristor described in the paper is designed for building models of large networks for analog computations. A circuit containing thousands of memristors for finding the shortest path in a complicated maze is a typical example. The model is designed to meet …
- 235000013599 spices 0 abstract description 9
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/12—Arrangements for performing computing operations, e.g. operational amplifiers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Chua | Everything you wish to know about memristors but are afraid to ask | |
Fouda et al. | Charge controlled memristor-less memcapacitor emulator | |
PETRŽELA et al. | Modeling Deterministic Chaos Using Electronic Circuits. | |
Biolek et al. | Memristor models for spice simulation of extremely large memristive networks | |
Alombah et al. | Dynamics, analysis and implementation of a multiscroll memristor-based chaotic circuit | |
Biolek et al. | Analog emulator of genuinely floating memcapacitor with piecewise-linear constitutive relation | |
Takaloo et al. | Design and analysis of the Morris–Lecar spiking neuron in efficient analog implementation | |
Zhang et al. | Uncertainty quantification for integrated circuits: Stochastic spectral methods | |
Biolek et al. | Memristor model for massively-parallel computations | |
Hassen et al. | Approximate in-memory computing on reram crossbars | |
Govind et al. | Multi-layered neural networks and Volterra series: The missing link | |
Lordache et al. | SYSEG—Symbolic state equation generation | |
EP3933655B1 (en) | Information processing device and method | |
Kolarova et al. | Application of stochastic differential equations in second-order electrical circuits analysis | |
Javid et al. | Analog circuits sizing using bipartite graphs | |
Bertsias et al. | Fractional-order Mihalas–Niebur neuron model implementation using current-mirrors | |
Sarmiento-Reyes et al. | Maze-solving with a memristive grid of charge-controlled memristors | |
Mohseni et al. | New strategies in model order reduction of trajectory piecewise‐linear models | |
Alì et al. | A convergent iteration scheme for semiconductor/circuit coupled problems | |
Sahın et al. | LabVIEW model of memristor with nonlinear dopant drift | |
US10755015B2 (en) | Agnostic model of semiconductor devices and related methods | |
Zheng et al. | Ascend: Automatic bottom-up behavioral modeling tool for analog circuits | |
US8554529B2 (en) | Black box model for large signal transient integrated circuit simulation | |
Tchaban et al. | Auxiliary model of parametric sensitivity | |
Brancik et al. | Analysis of higher-order electrical circuits with noisy sources via stochastic differential equations approach |