[go: up one dir, main page]

Gupta et al., 2023 - Google Patents

On-chip unsupervised learning using STDP in a spiking neural network

Gupta et al., 2023

Document ID
1704557582752794109
Author
Gupta A
Saurabh S
Publication year
Publication venue
IEEE Transactions on Nanotechnology

External Links

Snippet

In this article, we propose an energy-efficient Ge-based device that enables on-chip unsupervised learning using Spike-Timing-Dependent-Plasticity (STDP) in a Spiking Neural Network (SNN). A Ferromagnetic Domain Wall (FM-DW) based device, which has …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores

Similar Documents

Publication Publication Date Title
Jaiswal et al. Proposal for a leaky-integrate-fire spiking neuron based on magnetoelectric switching of ferromagnets
Sengupta et al. Hybrid spintronic-CMOS spiking neural network with on-chip learning: Devices, circuits, and systems
US12141686B2 (en) Spin orbit torque based electronic neuron
Daniels et al. Energy-efficient stochastic computing with superparamagnetic tunnel junctions
Fan et al. STT-SNN: A spin-transfer-torque based soft-limiting non-linear neuron for low-power artificial neural networks
Sengupta et al. Encoding neural and synaptic functionalities in electron spin: A pathway to efficient neuromorphic computing
Sengupta et al. Spin orbit torque based electronic neuron
Shim et al. Stochastic spin-orbit torque devices as elements for bayesian inference
Cai et al. Unconventional computing based on magnetic tunnel junction
Farkhani et al. A low-power high-speed spintronics-based neuromorphic computing system using real-time tracking method
Gupta et al. On-chip unsupervised learning using STDP in a spiking neural network
US10381074B1 (en) Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors
Sengupta et al. Spin-transfer torque magnetic neuron for low power neuromorphic computing
Roy et al. Perspective: Stochastic magnetic devices for cognitive computing
Bhattacharya et al. Low-power (1T1N) skyrmionic synapses for spiking neuromorphic systems
Verma et al. Neuromorphic accelerator for spiking neural network using SOT-MRAM crossbar array
Wang et al. Multi-level neuromorphic devices built on emerging ferroic materials: A review
Pagliarini et al. A probabilistic synapse with strained MTJs for spiking neural networks
Rezaei et al. A high swing and low power associative memory based on emerging technologies
Rafiq et al. Ferroelectric FET-based time-mode multiply-accumulate accelerator: Design and analysis
CN108154226B (en) Neural network chip using analog computation
Pan et al. Beyond-CMOS non-Boolean logic benchmarking: insights and future directions
Vatajelu et al. Fully-connected single-layer stt-mtj-based spiking neural network under process variability
Sheikhfaal et al. Short-term long-term compute-in-memory architecture: A hybrid spin/CMOS approach supporting intrinsic consolidation
CN108154227B (en) Neural network chip using analog computation