[go: up one dir, main page]

Benes et al., 1998 - Google Patents

A fast asynchronous Huffman decoder for compressed-code embedded processors

Benes et al., 1998

Document ID
16867705085108842871
Author
Benes R
Nowick S
Wolfe A
Publication year
Publication venue
Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems

External Links

Snippet

This paper presents the architecture and design of a high-performance asynchronous Huffman decoder for compressed-code embedded processors. In such processors, embedded programs are stored in compressed form in instruction ROM then are …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575

Similar Documents

Publication Publication Date Title
Benes et al. A fast asynchronous Huffman decoder for compressed-code embedded processors
Benini et al. Selective instruction compression for memory energy reduction in embedded systems
Lekatsas et al. Code compression for low power embedded system design
Kozyrakis et al. Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
EP2438529B1 (en) Conditional operation in an internal processor of a memory device
TW201732567A (en) Hardware apparatuses and methods for data decompression
Lefurgy et al. Evaluation of a high performance code compression method
KR20080031981A (en) Instruction cache with a certain number of variable length instructions
Nunomura et al. M32R/D-integrating DRAM and microprocessor
Huang et al. The design of dynamically reconfigurable datapath coprocessors
CN111753962B (en) Adder, multiplier, convolution layer structure, processor and accelerator
Benes et al. A high-speed asynchronous decompression circuit for embedded processors
Kobayashi et al. A high performance FPGA-based sorting accelerator with a data compression mechanism
Dolle et al. A 32-b RISC/DSP microprocessor with reduced complexity
Lekatsas et al. Design and simulation of a pipelined decompression architecture for embedded systems
Choi et al. A deep neural network training architecture with inference-aware heterogeneous data-type
Lee et al. Improving energy efficiency of coarse-grain reconfigurable arrays through modulo schedule compression/decompression
Beneš et al. A fast asynchronous Huffman decoder for compressed-code embedded processors
Benini et al. Minimizing memory access energy in embedded systems by selective instruction compression
Scott et al. Designing the M/spl middot/CORE/sup TM/M3 CPU architecture
TW486618B (en) A low-power instruction decoding method for microprocessors
Fang et al. Non-uniform access asynchronous register files
Hsiao et al. An efficient wakeup design for energy reduction in high-performance superscalar processors
Patterson Modern microprocessors: A 90 minute guide
Larin Exploiting program redundancy to improve performance, cost and power consumption in embedded systems