Kapeghian et al., 1981 - Google Patents
Controller for Data Processing SystemKapeghian et al., 1981
- Document ID
- 16371635029341322396
- Author
- Kapeghian C
- Garman C
- Malnati P
- Publication year
- Publication venue
- United Patent Official Gazette[U. S. PAT. OFF. GAZ.],
External Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
- G06F2003/0692—Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers digital I/O from or to direct access storage devices, e.g. magnetic, optical, magneto-optical disc
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6419438A (en) | Hot stand-by memory copy system | |
| EP0095363A3 (en) | Direct memory access data transfer system for use with plural processors | |
| EP0273136A3 (en) | Universal peripheral controller with configuration loaded during booting | |
| DE2966058D1 (en) | A data processing system arranged for controlling the transfer of data between a central processing unit and a storage device thereof | |
| EP0275157A3 (en) | Direct memory access controlled system | |
| GB2023894B (en) | Data processing system with data transfer to and from storage device | |
| JPS5797133A (en) | Control system of data transfer | |
| Kapeghian et al. | Controller for Data Processing System | |
| EP0220683A3 (en) | Storage area structure in information processor | |
| JPS6476346A (en) | Disk cache control system | |
| JPS56169281A (en) | Data processor | |
| JPS56117384A (en) | Cash controller | |
| JPS558605A (en) | Data processing system | |
| JPS55154623A (en) | Input and output control system | |
| JPS5676861A (en) | Floppy disk controller | |
| Heath | Variable Capacity Data Buffer System | |
| JPS55105884A (en) | Address conversion device | |
| JPS5665257A (en) | Data transfer system between external memory devices | |
| Patel | CCD Memory Retrieval System | |
| JPS5750378A (en) | Control system of data processor | |
| JPS6491264A (en) | Data transfer controller | |
| JPS5487140A (en) | Data transfer control system | |
| JPS5430742A (en) | Memory control system | |
| JPS6453224A (en) | Disk controller | |
| JPS641047A (en) | Data processing system |