Mohammaden et al., 2021 - Google Patents
CNTFET design of a multiple-port ternary register fileMohammaden et al., 2021
- Document ID
- 162177632991123950
- Author
- Mohammaden A
- Fouda M
- Alouani I
- Said L
- Radwan A
- Publication year
- Publication venue
- Microelectronics Journal
External Links
Snippet
Ternary number system offers higher information processing within the same number of digits when compared to binary systems. Such advantage motivated the development of ternary processing units especially with CNTFET which offers better power and delay results …
- 230000015654 memory 0 abstract description 9
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Miller et al. | Multiple valued logic: Concepts and representations | |
Mohammaden et al. | CNTFET design of a multiple-port ternary register file | |
Navi et al. | High speed capacitor-inverter based carbon nanotube full adder | |
JP2002517937A (en) | Multi-valued logic circuit configuration | |
Jiang et al. | Non-volatile approximate arithmetic circuits using scalable hybrid spin-CMOS majority gates | |
Maleknejad et al. | A CNFET-based hybrid multi-threshold 1-bit full adder design for energy efficient low power applications | |
Rajaei | Highly reliable and low-power magnetic full-adder designs for nanoscale technologies | |
Fey et al. | Using memristor technology for multi-value registers in signed-digit arithmetic circuits | |
Sharma et al. | Energy efficient circuit design of single edge triggered ternary shift registers using CNT technology | |
Vidhyadharan et al. | Mux based ultra-low-power ternary adders and multiplier implemented with CNFET and 45 nm MOSFETs | |
Sayem et al. | Efficient approach to design low power reversible logic blocks for field programmable gate arrays | |
Yang et al. | NAND and NOR logic-in-memory comprising silicon nanowire feedback field-effect transistors | |
Wang et al. | Efficient time-domain in-memory computing based on TST-MRAM | |
Pearson et al. | Digital FIR filters for high speed PRML disk read channels | |
CN111817710A (en) | Memristor-Based Hybrid Logic XOR Circuit and XOR Computational Array | |
Gordon-Ross et al. | A one-cycle FIFO buffer for memory management units in manycore systems | |
Ali | New design approaches for flexible architectures and in-memory computing based on memristor technologies | |
Laxman et al. | Design and implementation of hybrid logic based MAC unit using 45 nm technology | |
Nooshabadi et al. | Fast feedthrough logic: A high performance logic family for GaAs | |
Shaveisi et al. | Performance analysis of reversible sequential circuits based on carbon nanotube field effect transistors (CNTFETs) | |
Macha et al. | On circuit developments to enable large scale circuit design while computing with noise | |
Dehbozorgi et al. | A fault-tolerant and energy-efficient design of RAM cell and PIM structure in quantum technology | |
Etiemble | Common Fallacies about Multivalued Circuits | |
Fathollahi et al. | Ternary computing using a novel spintronic multi-operator logic-in-memory architecture | |
Gupta et al. | Implementation of optimized ternary AND gate using 18nm FinFET |