[go: up one dir, main page]

Lu et al., 2013 - Google Patents

Design and analysis of energy-efficient reconfigurable pre-emphasis voltage-mode transmitters

Lu et al., 2013

Document ID
15971337977750381496
Author
Lu Y
Jung K
Hidaka Y
Alon E
Publication year
Publication venue
IEEE journal of solid-state circuits

External Links

Snippet

This paper analyzes the signaling and digital power overhead of pre-emphasis voltage- mode transmitters. Utilizing a shunt branch in parallel with the differential channel to implement pre-emphasis is shown to have the best overall energy-efficiency. Leveraging …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00323Delay compensation
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used using semiconductor devices using field-effect transistors
    • H03K17/693Switching arrangements with several input- or output-terminals
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45Differential amplifiers
    • H03F3/45071Differential amplifiers with semiconductor devices only
    • H03F3/45076Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements

Similar Documents

Publication Publication Date Title
Lu et al. Design and analysis of energy-efficient reconfigurable pre-emphasis voltage-mode transmitters
Zheng et al. A 40-Gb/s quarter-rate SerDes transmitter and receiver chipset in 65-nm CMOS
CN105119609B (en) Reconfigurable transmitter
CN109565278B (en) Impedance and swing control for voltage mode drivers
Musah et al. A 4–32 Gb/s bidirectional link with 3-tap FFE/6-tap DFE and collaborative CDR in 22 nm CMOS
US20100066450A1 (en) High-Speed Low-Power Differential Receiver
Chan et al. A 32.75-Gb/s voltage-mode transmitter with three-tap FFE in 16-nm CMOS
US8222954B1 (en) Method and apparatus for a process, voltage, and temperature variation tolerant semiconductor device
Song et al. A 6-Gbit/s hybrid voltage-mode transmitter with current-mode equalization in 90-nm CMOS
US7109759B2 (en) Voltage mode current-assisted pre-emphasis driver
JP5906960B2 (en) Semiconductor integrated circuit, signal transmission circuit, signal transmission system, and signal transmission method
Lee et al. An 80 mV-swing single-ended duobinary transceiver with a TIA RX termination for the point-to-point DRAM interface
Han et al. Design techniques for a 60 Gb/s 173 mW wireline receiver frontend in 65 nm CMOS technology
US7119600B2 (en) Wide common mode high-speed differential receiver using thin and thick gate oxide MOSFETS in deep-submicron technology
Song et al. An 8–16 Gb/s, 0.65–1.05 pJ/b, voltage-mode transmitter with analog impedance modulation equalization and sub-3 ns power-state transitioning
Hwang et al. A 32 Gb/s, 201 mW, MZM/EAM cascode push–pull CML driver in 65 nm CMOS
CN104426525B (en) Signal generating device
Kim et al. A 5.2-Gb/s low-swing voltage-mode transmitter with an AC-/DC-coupled equalizer and a voltage offset generator
US7348810B1 (en) Push pull high-swing capable differential signaling circuits
US8058924B1 (en) Method and apparatus for a process, voltage, and temperature variation tolerant semiconductor device
Pan et al. A full-duplex line driver for gigabit ethernet with rail-to-rail class-ab output stage in 28 nm cmos
Ju et al. A 28 Gb/s 1.6 pJ/b PAM-4 transmitter using fractionally spaced 3-tap FFE and $ G_ {m} $-regulated resistive-feedback driver
Kim et al. A 16/32 Gb/s dual-mode NRZ/PAM4 voltage-mode transmitter with 2-tap FFE
US7336780B2 (en) Differential signaling transmission circuit
Zangeneh et al. Designing tunable subthreshold logic circuits using adaptive feedback equalization