[go: up one dir, main page]

Sultania et al., 2004 - Google Patents

Tradeoffs between date oxide leakage and delay for dual Tox circuits

Sultania et al., 2004

View PDF
Document ID
15260449850194631510
Author
Sultania A
Sylvester D
Sapatnekar S
Publication year
Publication venue
Proceedings of the 41st annual Design Automation Conference

External Links

Snippet

Gate oxide tunneling current (Igate) will become the dominant component of leakage in CMOS circuits as the physical oxide thickness (Tox) goes below 15AA. Increasing the value of Tox reduces the leakage at the expense of an increase in delay, and a practical tradeoff …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Similar Documents

Publication Publication Date Title
Lee et al. Gate oxide leakage current analysis and reduction for VLSI circuits
Sultania et al. Tradeoffs between date oxide leakage and delay for dual Tox circuits
Lee et al. Analysis and minimization techniques for total leakage considering gate oxide leakage
US8869094B2 (en) Standard cells having transistors annotated for gate-length biasing
US8635583B2 (en) Standard cells having transistors annotated for gate-length biasing
US8977993B2 (en) Modeling of cell delay change for electronic design automation
Mishra et al. A simulation study of nbti impact on 14-nm node finfet technology for logic applications: Device degradation to circuit-level interaction
Wei et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications
US7256608B2 (en) Method and apparatus for reducing leakage in integrated circuits
Huang et al. Modeling the overshooting effect for CMOS inverter delay analysis in nanometer technologies
Lee et al. Simultaneous subthreshold and gate-oxide tunneling leakage current analysis in nanometer CMOS design
Ebrahimipour et al. A statistical gate sizing method for timing yield and lifetime reliability optimization of integrated circuits
Kabbani et al. Delay analysis of CMOS gates using modified logical effort model
Sultania et al. Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/circuits
Lee et al. Simultaneous state, Vt and Tox assignment for total standby power minimization
Mukherjee et al. A dual dielectric approach for performance aware gate tunneling reduction in combinational circuits
Sultania et al. Gate oxide leakage and delay tradeoffs for dual-T/sub ox/circuits
Subramaniam et al. A finite-point method for efficient gate characterization under multiple input switching
Pendyala et al. State encoding based NBTI optimization in finite state machines
Sharma et al. An optimal device sizing for a performance-driven and area-efficient subthreshold cell library for IoT applications
Mohanty et al. Analytical modeling and reduction of direct tunneling current during behavioral synthesis of nanometer CMOS circuits
Sultaniaэ et al. Gate Oxide Leakage and Delay Tradeoffs for Dual лсэ Circuits
Mohanty ILP based gate leakage optimization using DKCMOS library during RTL synthesis
Mohanty et al. ILP based leakage optimization during nano-CMOS RTL synthesis: A DOXCMOS Versus DTCMOS perspective
Vaidyanathan et al. Leakage Optimized DECAP Design for FPGAs