[go: up one dir, main page]

Lee, 2018 - Google Patents

Multiple Clock Design

Lee, 2018

Document ID
14855922540059800020
Author
Lee W
Publication year
Publication venue
Learning from VLSI Design Experience

External Links

Snippet

ASIC and SoC have multiple functionality and multiple features design onto the same chip. The main advantage of an ASIC or SoC is an efficient design with lower cost and better performance. Cost advantage is achieved by having fewer chips in a system and thus …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
US9268889B2 (en) Verification of asynchronous clock domain crossings
US10990121B2 (en) Apparatus and method for achieving glitch-free clock domain crossing signals
CN107491581B (en) A method and clock generator for simulating and verifying digital circuits
US10451674B2 (en) Apparatus and method for at-speed scan test
JP2015080202A (en) Semiconductor circuit and semiconductor system
US8493108B2 (en) Synchronizer with high reliability
US11775718B2 (en) Methods and apparatus to simulate metastability for circuit design verification
US6698005B2 (en) Min-time / race margins in digital circuits
US20090271747A1 (en) Logic circuit designing device, logic circuit designing method and logic circuit designing program for asynchronous logic circuit
Lee Multiple Clock Design
US7735032B2 (en) Early HSS Rx data sampling
Pandit et al. Clock Domain Crossing—Design, Verification and Sign-Off
Levi et al. Tight-ES-TRNG: Improved construction and robustness analysis
Mehta Clock domain crossing (cdc) verification
Phyu et al. Dual-Edge Triggered Reset Synchronizer for I2C Protocol
Hassan et al. Optimization of circuitry for power and area efficiency by using combination between latch and register
US20250192757A1 (en) Lock-up latch for dual-edge-triggered flip-flops
US6973422B1 (en) Method and apparatus for modeling and circuits with asynchronous behavior
Jagre et al. Design and Implementation of AMBA APB Bridge with Low Power Consumption
Ashar et al. Failures and verification solutions related to untimed paths in SOCs
Tiwari Accessing the Configuration and Status Registers in a Typical SoC
Taraate Important Considerations for ASIC Designs
Semba et al. A study on the optimization of asynchronous circuits during RTL conversion from synchronous circuits
Maurya et al. Design of High-Performance Mixed-Clock FIFO
Mehta Clock Domain Crossing (CDC) Verification Using Assertions