[go: up one dir, main page]

Puttaswamy et al., 2007 - Google Patents

Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors

Puttaswamy et al., 2007

View PDF
Document ID
14694646853733631280
Author
Puttaswamy K
Loh G
Publication year
Publication venue
2007 IEEE 13th International Symposium on High Performance Computer Architecture

External Links

Snippet

3D integration technology greatly increases transistor density while providing faster on-chip communication. 3D implementations of processors can simultaneously provide both latency and power benefits due to reductions in critical wires. However, 3D stacking of active …
Continue reading at scholar.archive.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling, out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Similar Documents

Publication Publication Date Title
Puttaswamy et al. Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors
US11900124B2 (en) Memory-network processor with programmable optimizations
Puttaswamy et al. Thermal analysis of a 3D die-stacked high-performance microprocessor
Panda et al. Power-efficient system design
Xie et al. Design space exploration for 3D architectures
Madan et al. Leveraging 3D technology for improved reliability
Flynn et al. Deep submicron microprocessor design issues
Loh et al. Processor design in 3D die-stacking technologies
Monchiero et al. Design space exploration for multicore architectures: a power/performance/thermal view
Hinton et al. A 0.18-/spl mu/m cmos ia-32 processor with a 4-ghz integer execution unit
Kondo et al. A small, fast and low-power register file by bit-partitioning
Watanabe et al. WiDGET: Wisconsin decoupled grid execution tiles
TW200532895A (en) Multi-die processor
Williams et al. Characterization of fixed and reconfigurable multi-core devices for application acceleration
Puttaswamy et al. Dynamic instruction schedulers in a 3-dimensional integration technology
Gilani et al. Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency
Liu et al. Fine grain 3D integration for microarchitecture design through cube packing exploration
Yi et al. System-level scheduling on instruction cell based reconfigurable systems
Amde et al. Automating the design of an asynchronous DLX microprocessor
Loh A modular 3D processor for flexible product design and technology migration
Priyadarshi et al. Hetero 2 3D integration: A scheme for optimizing efficiency/cost of Chip Multiprocessors
Romanescu et al. Reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching
Oh et al. Architectural Design Issues in a Clockless 32‐Bit Processor Using an Asynchronous HDL
Neela et al. An asymmetric adaptive-precision energy-efficient 3DIC multiplier
Mohanty Energy and transient power minimization during behavioral synthesis