Wu et al., 2012 - Google Patents
Synchronizing device clocks using IEEE 1588 and Blackfin embedded processorsWu et al., 2012
View PDF- Document ID
- 144693382660016395
- Author
- Wu J
- Peloquin R
- Publication year
- Publication venue
- 19 Automobile Tail-Lamp and Brake-Lamp Controller
External Links
Snippet
This article provides an introduction to both the original IEEE 1588-2002 standard and the enhancements incorporated as part of the updated IEEE 1588-2008 version. Dedicated hardware support for IEEE 1588 has been integrated into the ADSP-BF518 1 Blackfin® …
- 238000005259 measurement 0 description 13
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0667—Bidirectional timestamps, e.g. NTP or PTP for compensation of clock drift and for compensation of propagation delays
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
- H04J3/0664—Clock or time synchronisation among packet nodes using timestamps unidirectional timestamps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0697—Synchronisation in a packet node
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0632—Synchronisation of packets and cells, e.g. transmission of voice via a packet network, circuit emulation service [CES]
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10868664B2 (en) | Minimizing timestamp error in PTP systems | |
| US20240163002A1 (en) | Shared communication channel that interleaves 1 pps signals and messaging | |
| AU2014414438B2 (en) | Method of synchronising clocks of network devices | |
| Wu et al. | Synchronizing device clocks using IEEE 1588 and Blackfin embedded processors | |
| CN102577194B (en) | System and method of synchronizing clocks in a distributed network | |
| US20070260906A1 (en) | Clock synchronization method and apparatus | |
| US11316605B2 (en) | Method, device, and computer program for improving synchronization of clocks in devices linked according to a daisy-chain topology | |
| US8819161B1 (en) | Auto-syntonization and time-of-day synchronization for master-slave physical layer devices | |
| US8949648B2 (en) | System and method to overcome wander accumulation to achieve precision clock distribution over large networks | |
| WO2021077289A1 (en) | Synchronization method and device | |
| CN111147176A (en) | High-precision time synchronization system based on IEEE1588 protocol | |
| US11456849B2 (en) | Method and apparatus for synchronizing different communication ports | |
| US9641269B2 (en) | Apparatus and method for synchronizing clocks among communication devices | |
| JP7230690B2 (en) | Time synchronization program, information processing device and time synchronization method | |
| US11853116B2 (en) | Clock error-bound tracker | |
| Schleusner et al. | Sub-microsecond time synchronization for network-connected microcontrollers | |
| CN111740799B (en) | Smooth synchronization method for Ethernet distributed node | |
| Einspieler et al. | High accuracy software-based clock synchronization over CAN | |
| Ferrari et al. | Evaluation of timestamping uncertainty in a software-based IEEE1588 implementation | |
| Pandey et al. | Analysis and design of precision time protocol system based on IEEE1588 standards | |
| Kirsch et al. | Distributed Kalman filter for precise and robust clock synchronization in wireless networks | |
| US20230208543A1 (en) | Synchronizing update of time of day counters using time stamp exchange over a control plane | |
| Gang et al. | Design and Implementation of High Precision Clock Synchronization System Based on RT1064 | |
| Shukui et al. | FPGA-based high-precision network time synchronization research and implementation | |
| Luckinger et al. | AUTOSAR-compliant clock synchronization over CAN using software timestamping |