[go: up one dir, main page]

Sugiuchi et al., 1994 - Google Patents

Interconnect optimization using asymptotic waveform evaluation (AWE)

Sugiuchi et al., 1994

Document ID
1444977527559908084
Author
Sugiuchi Y
Katz B
Rohrer R
Publication year
Publication venue
Proceedings of IEEE Multi-Chip Module Conference (MCMC-94)

External Links

Snippet

The asymptotic waveform evaluation (AWE) technique is utilized for performance evaluation and optimization of interconnect circuits consisting of both lumped and distributed elements. An efficient method for distributed element sensitivity, a gradient based optimization scheme …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/04—CAD in a network environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
US5313398A (en) Method and apparatus for simulating a microelectronic circuit
Cangellaris et al. Electromagnetic model order reduction for system-level modeling
Raghavan et al. AWE-inspired
Nakhla et al. DEPACT: Delay extraction-based passive compact transmission-line macromodeling algorithm
Ratzlaff et al. RICE: Rapid interconnect circuit evaluation using AWE
US6205571B1 (en) X-Y grid tree tuning method
US6311313B1 (en) X-Y grid tree clock distribution network with tunable tree and grid networks
Dounavis et al. Passive closed-form transmission-line model for general-purpose circuit simulators
Heydari et al. Capacitive coupling noise in high-speed VLSI circuits
Cangellaris et al. A new discrete transmission line model for passive model order reduction and macromodeling of high-speed interconnections
Sanaie et al. A fast method for frequency and time domain simulation of high-speed VLSI interconnects
Zhang et al. Optimization of high‐speed VLSI interconnects: A review (invited article)
Krauter et al. Including inductive effects in interconnect timing analysis
Watanabe et al. Synthesis of time-domain models for interconnects having 3-D structure based on FDTD method
Palusinski et al. Simulation of transients in VLSI packaging interconnections
Sugiuchi et al. Interconnect optimization using asymptotic waveform evaluation (AWE)
Dounavis et al. Efficient sensitivity analysis of lossy multiconductor transmission lines with nonlinear terminations
Yuan Analysis of power/ground noises and decoupling capacitors in printed circuit board systems
Chang et al. Transient simulation of lossy coupled transmission lines using iterative linear least square fitting and piecewise recursive convolution
Zhou et al. A distributed-RCL model for MCM layout
Gupta et al. Domain characterization of transmission line models and analyses
Beyene Applications of multilinear and waveform relaxation methods for efficient simulation of interconnect-dominated nonlinear networks
Coulibaly et al. Analytical ramp delay model for distributed on-chip RLC interconnects
Basel et al. Simulation of high speed interconnects using a convolution-based hierarchical packaging simulator
Zhang et al. Yield analysis and optimization of VLSI interconnects in multichip modules