[go: up one dir, main page]

Jendrsczok et al., 2008 - Google Patents

Implementing hirschberg's PRAM-algorithm for connected components on a global cellular automaton

Jendrsczok et al., 2008

View PDF
Document ID
14385810898014210837
Author
Jendrsczok J
Hoffmann R
Keller J
Publication year
Publication venue
International Journal of Foundations of Computer Science

External Links

Snippet

The GCA (Global Cellular Automata) model consists of a collection of cells which change their states synchronously depending on the states of their neighbors like in the classical CA model. In differentiation to the CA model the neighbors are not fixed and local, they are …
Continue reading at www.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
US8117288B2 (en) Optimizing layout of an application on a massively parallel supercomputer
US20100185718A1 (en) Performing process migration with allreduce operations
Ogleari et al. String figure: A scalable and elastic memory network architecture
Shami et al. Classification of massively parallel computer architectures
Träff et al. Isomorphic, sparse MPI-like collective communication operations for parallel stencil computations
Valiant A combining mechanism for parallel computers
Jendrsczok et al. Implementing hirschberg's PRAM-algorithm for connected components on a global cellular automaton
Crafton et al. Breaking barriers: Maximizing array utilization for compute in-memory fabrics
US10090839B2 (en) Reconfigurable integrated circuit with on-chip configuration generation
Fusella et al. Lattice-based turn model for adaptive routing
CN117910026A (en) Acceleration method of fully homomorphic encryption neural network based on coarse-granularity reconfigurable hardware
Akl et al. Introduction to parallel computation
Zong et al. Pit: Processing-in-transmission with fine-grained data manipulation networks
Maratea et al. A GPU-parallel algorithm for fast hybrid BFS-DFS graph traversal
Jendrsczok et al. Hirschberg’s Algorithm on a GCA and its Parallel Hardware Implementation
Brunet et al. Hypercube algorithms for direct N-body solvers for different granularities
JP3606922B2 (en) Task assignment method and apparatus for high-cycle multi-computer
Denholm et al. A unified approach for managing heterogeneous processing elements on FPGAs
Hoffmann et al. GCA: A massively parallel Model
Nsour et al. Implementing Parallel Quick Sort Algorithm on OTIS Hyper Hexa-Cell (OHHC) Interconnection Network
Klimov et al. The PDCS “Buran” operating efficiency improvement ways
Czumaj et al. Improved optimal shared memory simulations, and the power of reconsideration
Sano et al. Hardware Algorithms
Zabolotnii et al. Reconfigured CoARX architecture for implementing ARX hashing in microcontrollers of IoT systems with limited resources
Zhanbolatov et al. StocNoC: Accelerating Stochastic Models Through Reconfigurable Network on Chip Architectures