Dodo et al., 2019 - Google Patents
A spintronics memory PUF for resilience against cloning counterfeitDodo et al., 2019
- Document ID
- 14367063351493348662
- Author
- Dodo S
- Bishnoi R
- Nair S
- Tahoori M
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
With the widespread use of electronic devices in embedding or processing sensitive information, new hardware security primitives have emerged to improve the shortcomings of traditional secure data storage. One of these solutions, the physically unclonable function …
- 230000015654 memory 0 title abstract description 63
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/77—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
- G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Dodo et al. | A spintronics memory PUF for resilience against cloning counterfeit | |
| Krishna et al. | MECCA: A robust low-overhead PUF using embedded memory array | |
| Chang et al. | A retrospective and a look forward: Fifteen years of physical unclonable function advancement | |
| Bhargava et al. | An efficient reliable PUF-based cryptographic key generator in 65nm CMOS | |
| Vijayakumar et al. | Physical design obfuscation of hardware: A comprehensive investigation of device and logic-level techniques | |
| Helfmeier et al. | Cloning physically unclonable functions | |
| Cortez et al. | Modeling SRAM start-up behavior for physical unclonable functions | |
| Zhang et al. | Highly reliable memory-based physical unclonable function using spin-transfer torque MRAM | |
| Jeon et al. | A Physical Unclonable Function With Bit Error Rate< 2.3$\times $10− 8 Based on Contact Formation Probability Without Error Correction Code | |
| Zhang et al. | Highly reliable spin-transfer torque magnetic RAM-based physical unclonable function with multi-response-bits per cell | |
| Perach | An asynchronous and low-power true random number generator using STT-MTJ | |
| Zhang et al. | Optimizating emerging nonvolatile memories for dual-mode applications: Data storage and key generator | |
| CN104978499B (en) | Method and digital circuit for manufacturing digital circuit | |
| Kolhe et al. | LOCK&ROLL: Deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking | |
| Japa et al. | Hardware security exploiting post-CMOS devices: Fundamental device characteristics, state-of-the-art countermeasures, challenges and roadmap | |
| Bautista Adames et al. | Survey of emerging technology based physical unclonable funtions | |
| Shao et al. | Reconfigurable Physically Unclonable Functions Based on Nanoscale Voltage‐Controlled Magnetic Tunnel Junctions | |
| Tehranipoor et al. | Hardware security primitives | |
| Chellappa et al. | SRAM-based unique chip identifier techniques | |
| Ferdaus et al. | True random number generation using latency variations of commercial MRAM chips | |
| Dodo et al. | Secure STT-MRAM bit-cell design resilient to differential power analysis attacks | |
| Duan et al. | Bti aging-based physical cloning attack on sram puf and the countermeasure | |
| Divyanshu et al. | FSM inspired unconventional Hardware Watermark using field-assisted SOT-MTJ | |
| Roelke et al. | Controlling the reliability of SRAM PUFs with directed NBTI aging and recovery | |
| Chen et al. | On the hardware implementation of MRAM physically unclonable function |