[go: up one dir, main page]

Pereira et al., 2009 - Google Patents

Using discrete-variable optimization for CMOS spiral inductor design

Pereira et al., 2009

Document ID
1417738331624077270
Author
Pereira P
Fino M
Coito F
Publication year
Publication venue
2009 International Conference on Microelectronics-ICM

External Links

Snippet

In this paper a discrete-variable optimization methodology for the automatic design of CMOS integrated spiral inductors is introduced. The use of discrete variable optimization procedure offers the designer the possibility for exploring the design space exclusively in those points …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5063—Analog circuit design, e.g. amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization

Similar Documents

Publication Publication Date Title
Jenei et al. Physics-based closed-form inductance expression for compact modeling of integrated spiral inductors
Niknejad et al. Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs
Wu et al. Analysis of on-chip spiral inductors using the distributed capacitance model
Martins et al. Two-step RF IC block synthesis with preoptimized inductors and full layout generation in-the-loop
Yilmaz et al. Analog layout generator for CMOS circuits
US20080200132A1 (en) Method for producing layout of semiconductor integrated circuit with radio frequency devices
González-Echevarría et al. An automated design methodology of RF circuits by using Pareto-optimal fronts of EM-simulated inductors
Nieuwoudt et al. SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers
Piersanti et al. Decoupling capacitors placement for a multichip PDN by a nature-inspired algorithm
Bouyghf et al. Analysis of the impact of metal thickness and geometric parameters on the quality factor-Q in integrated spiral inductors by means of artificial bee colony technique
Afacan et al. A comprehensive analysis on differential cross-coupled CMOS LC oscillators via multi-objective optimization
Xu et al. Regular analog/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty
Pereira et al. Using discrete-variable optimization for CMOS spiral inductor design
Jiang et al. A novel physics-assisted genetic algorithm for decoupling capacitor optimization
Passos et al. Physical vs. surrogate models of passive RF devices
Passos et al. Ready-to-fabricate RF circuit synthesis using a layout-and variability-aware optimization-based methodology
Pereira et al. ADISI-An efficient tool for the automatic design of integrated spiral inductors
Chu et al. NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO
Lu et al. LTCC spiral inductor synthesis and optimization with measurement verification
Ebrahimi et al. Investigating the performance of cross-coupled CMOS LC-VCOs using genetic algorithm
Shang et al. Investigations of A Simplified PCB-Based Wireless Power Resonator Operating at 13.56 MHz
Pereira et al. GADISI–Genetic Algorithms Applied to the Automatic Design of Integrated Spiral Inductors
Pereira et al. A technology-aware optimization of RF integrated inductors
Chan et al. LTCC spiral inductor modeling, synthesis, and optimization
Vakili et al. Parasitic-aware Optimization of a 2.4 GHz Cross-Coupled LC VCO using IPO compared to PSO